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FOREWORD
This report was prepared by the Lansdale Division of the
Philco Corporation, a subsidiary of the Ford Motor Company,
under Contract No. NAS8-I1926. It is the final report, covering
studies performed during the contract period from May 21, 1965
to May 21, 1966.
The subject program was administered under the direction
of Dr. A. M. Holladay of the Astrionics Laboratory, George C.
Marshall Space Flight Center, Huntsville, Alabama. The program
bears the Philco Corporation, Lansdale Division, internal
number R-505.
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ABSTRACT
MOS transistors are well suited for complex high density
circuitry_ in electronic systems for space applications. In this
program the causes of instability, high threshold voltage, and
sensitivity to gamma radiation in MOS transistors were studied
in detail.
Phase I called for a critical review of the published
information to provide a firm basis for the program. Sur-
veillance of the literature continued throughout the program.
Phase II called for the determination by radiochemical
means of the exact species of charge responsible for the
instability and high threshold voltage. The behavior of sodium
as a cause of instability became evident from the literature.
Our work showed that tritium introduced into the oxide in the
form of tritiated water did not move in an applied field at
elevated temperatures.
Phase III called for the development of techniques for
removing mobile ions from the oxide to create stable devices.
Our efforts to drift ions to the oxide surface and etch them
away only partially reduced the mobile ion content of the
oxides. Therefore, alternative techniques were sought and
methods developed for minimizing oxide contamination to produce
stable oxides having mobile ion densities below 5 x i010 cm-2.
Investigations were made to determine the sources of various
types of instability. These showed that alkali ion instability
can be due to the water used in a wet oxidation, the metalizer,
or the etching or rinsing solutions Used before metalization of
the oxide. A second type of instability, observable at room
temperature, was found to depend upon the rinsing or etching of
the oxide before the metalization and upon the heat treatment
of the metalized oxide. A third type of instability, due to
trapping, was found to be more pronounced in vapor plated
oxides than in thermally grown oxides, and its magnitude
depends on the silicon surface treatment before the oxide
deposition. On the basis of this work, we now believe it pos-
sible to devise control procedures for preventing unstable
devices from being used in space applications.
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Phase IV called for the development of techniques to
improve the electrical performance of MOS devices by neutraliz-
ing or removing immobile charge from the oxide to achieve lower
transistor_ threshold voltages. Reducing the positive charge
in the oxide makes it possible to operate transistors at lower
power levels and to design transistors that are less likely to
fail due to shorts through the oxide. Experimental techniques
which lowered immobile charge densities include the use of
different silicon orientations, the use of vapor plated rather
than thermally grown oxides, thermally growing the oxide at a
lower temperature, heat treating at 300°C, or nickel plating
the underside of the wafer followed by a high temperature bake.
The advantages of MOS devices can be most fully utilized
in space applications when means are found for improving their
resistance to radiation in non-optimum space environments.
Phase V called for the evaluation of each oxide for radiation
resistance. The radiation resistance was found to be inde-
pendent of whether the oxide was thermally grown or vapor
plated, and independent of the silicon orientation, the mobile
ion content, the irradiation temperature , and the silicon con-
ductivity type. Better radiation resistance was found in a
group of transistors which were made with a process involving a
phosphorus deposition, a heat treatment and subsequent partial
layer removal. Improved radiation resistance was also found in
capacitors made with an oxide that was thermally grown at a
lower temperature, and in a group of transistors made by
another manufacturer. Some of the behavior of MOS devices in
radiation can be explained by a physical model which will serve
as a basis for further research efforts to improve the radiation
resistance of MOS devices.
-iv-
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i. INTRODUCTION
i.i General
Integrated circuits are being designed for an ever-increasing
variety of electronic equipment. The growing acceptance of inte-
grated circuits is due to their low operating power levels, high
reliability, low cost, small size, and light weight. This combina-
tion of features is well suited to the requirements of complex,
_ _.. e!ectro_,_ systems for space applications.hiah density circuitry - -_
Discrete oxide-passivated planar diodes and transistors provide
a high level of component reliability. By combining a number of
components into integrated circuits in and on single silicon wafers
and enclosing entire circuits in packages of the size previously
used for single components, the circuit reliability is further
improved. At present, the reliability of an entire integrated
circuit is about the same as that of a single discrete component
in a nonintegrated circuit.
The active devices in most microcircuits have been bipolar
transistors and diodes. Semiconductor technology and the under-
standing of semiconductor surface properties have been developed
to a point where a recently-developed class of insulated gate field
effect transistors, known as MOS transistors, provides an alternative
to bipolar devices. These field effect transistors offer advantages
over bipolar transistors for certain applications. These advantages
include low standby power levels, high input impedance,
low noise level at high frequencies, relative insensitivity to
temperature, absence of thermal runaway, and simplicity of circuit
design. They do not require the isolation layers that are necessary
with bipolar transistors, and they can be made in complex digital
arrays with greater fabrication simplicity than can bipolar transistors.
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1.2 Program Obiectives
The objectives of this program were to develop the knowledge
and understanding necessary for fabricating improved MOS transistors.
The desired improvements included:
i. More stable electrical characteristics,
2. Lower threshold voltage,
The information generated in this program can also be applied
to the broader area of silicon microcircuitry, since both MOS and
bipolar devices and circuits are sensitive to the physical and
chemical behavior of the silicon surface covered with an oxide and
an overlying metal.
The performance of both MOS and bipolar devices at very low
power levels is very dependent on the properties of the silicon
surface. The improvements in understanding of the silicon surface
properties, made possible by MOS analytical techniques, provide
a basis for making improved devices for low power applications•
In an even broader field, the development of an improved under-
standing of oxides provides a basis for the study and development of
other possible insulating materials in MIS (metal-lnsulator-silicon)
devices•
One of the problems in understanding the behavior of MOS devices
has been the fact that various investigators have attempted to explain
their observations in terms of a single simple model. Such attempts
to simplify some very complex mechanisms are laudable and do contribute
to the over-all understanding. However, of the many references listed
in Appendix A, there is none that combines, organizes, and analyzes
the many sources of information which are relevant to the objectives
of this program. On the one hand, investigators who have been very
successful in explaining the instability due to alkali ions have
never mentioned the effects of hydrogen and/or water. On the other
hand, others have discussed the effects of hydrogen and water without
mention of the effects of alkali ions. One objective of this program
was to organize, analyze, and inter-relate the scattered observations
and interpretations in the rapidly growing literatureto provide a
fairly unified picture of MOS phenomena.
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i. 3 Description of Basic MOS Structure
i MOS devices make use of the fact that the surface potentialand therefore the density of charge at a silicon surface covered
by an oxide can be controlled by the voltage applied to a metal
electrode on the oxide. The net charge in the silicon consists ofimmobile ions in a depletion layer and mobile carriers either in
an accumulation or an inversion layer. More specifically, with
I n-type silicon, a positive voltage on the metal attracts electronsto the " form_na _n _r_,,m,,1 _4_, 1=,._ _csurface of the sillcon, _ j ............. a ....... _ ....
I
I
electrons. A negative voltage on the metal repels electrons and
forms a depletion layer in n-type silicon. As the voltage applied
to the metal is made more negative, mobile positive carriers (holes)
form an inversion layer at the silicon surface within the depletion
layer. This is illustrated in Figure i.
The depletion and inversion layers play importantparts in
determining the electrical behavior of MOS capacitors and transistors.
1.4 MOS Transistors
In an MOS transistor, the inversion layer forms a channel
(conductive layer) in which the conductance can be controlled. This
channel is located between a source region and a drain region as
shown in Figure 2, and its conductance can be varied by varying the
voltage applied to the gate electrode. It is characteristic of the
currently fabricated MOS transistors that the surface potential of
the silicon is negative in the unbiased condition. That is, a
layer of electrons is present along the silicon surface. This is
the reason that an undesirably high (threshold) voltage must be
applied to the gate to make a p-channel MOS transistor conduct or
to make an n-channel transistor nonconducting. Transistor threshold
voltages can also be high because of traps at the silicon surface
which immobilize carriers in the inversion layer.
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1.5 Basic Physics
Consideration of the basic physics involved in an MOS
structure leads to the following understanding of the influence
of charge in the oxide on the properties of an MOS device. For
a given silicon impurity density, the capacitance of a depletion
layer of an MOS capacitor or the conductance of an inversion
layer of an MOS transistor is uniquely determined by the surface
potential of the silicon. In the interior of the silicon (beyond
any depletion layer or accumulation layer), and in the metal, the
conductivities are sufficiently high that the electric field may
be assumed to be zero. The net area density of charge in the
region between the interior of the metal and that of the silicon
is zero according to Gauss' law. Since the relationships between
voltage, fields, and charge densities are linear, the effect of
charge in the oxide on the charge density in the silicon can be
considered independently of any applied voltage or contact
potentials. That is, we can consider the influence of oxide
charge on the surface potential of the silicon, which determines
the charge density in the silicon, and then separately take into
account the applied voltage and the contact potential which add
linearly to the surface potential and to the charge density.
To illustrate, assume a layer of charge of uniform density
located on a plane in the oxide as shown in Figure 3. Note that
the total charge density, i.e., the sum of the charge densities
in the metal, the oxide and the silicon is equal to zero. From
these charge densities one can calculate the distribution of the
electric field using Gauss' law. This is illustrated in Figure 4.
The area under the field curve is equal to the applied voltage
plus the contact potential. To simplify the discussion we assume
that the voltage across the oxide, i.e., the applied voltage plus
the contact potential is zero.
If the charge density in the oxide is increased at the same
location, the charge density in the silicon (and that in the metal)
increases because of the requirement that the net charge density per
unit area must be zero.
If the oxide charge density remains constant and the charge is
moved toward the silicon, the density of the charge in the silicon
must increase and that in the metal must decrease so that the field
between the oxide charge and the silicon increases and that between
the metal and the oxide charge decreases as required to maintain the
over-all potential drop across the oxide at zero.
-6-
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Because the relationships involved with the charges, the
fields, and the voltages are linear, the above considerations
can be extended to distributions of charge throughout the oxide.
The points discussed above may be summarized as follows:
l. An increasing density of oxide charge induces an
increasing area density of charge in the silicon.
. A movement toward the silicon of a fixed amount of
charge in the oxide increases the density of the
charge in the silicon.
The effect of an applied voltage and of the contact potential
is to apply an additional voltage drop across the oxide, thus adding
a given number of charges per unit area to the metal and an equal
number of charges of the opposite sign to the silicon. The polarity
of these charges is determined by the polarity of the voltage across
the oxide.
The capacitance of the depletion layer, or the conductance of
the inversion layer, in an MOS device is determined by the surface
potential of the silicon. This surface potential, for a given
volume density of impurity atoms in the silicon, is uniquely related
to the area density of charge in the silicon. The area density of
charge in the silicon depends independently and, therefore, inter-
changeably on the applied voltage, the contact potential, and the
distribution of charge in the oxide. The contact potential is
constant and fairly well determined (Grove et a167 show it to be
zero for n-type silicon and 0.7 V for p-type silicon, each having
1016 atoms/cc). Whelan 242 has published in useful graphical form
the relationship between the capacitance in the silicon and the
silicon surface potential. A comparison of the theoretical curve
and an actual measured curve can be used to calculate an effective
density of charge in the oxide, based on the knowledge that the
effects of charge and applied voltage are interchangeable and an
arbitrary assumption that the oxide charge is entirely located at
the oxide-silicon interface.
-8-
1.6 General Model
Figure 5 is an attempt to show in one drawing all of the
types of charge of importance in this program.
The density of immobile charge in an oxide establishes a
lower limit on the threshold voltage of a transistor. In this
report we consider the immobile charge to be the charge remain-
ing after a negative voltage has been applied to the metal at
an elevated temperature to drift any mobile charges away from
the silicon.
Mobile ions in the oxide or on the oxide cause device
instability.
A trap can be defined as an allowed state that exists in
the energy gap that can capture either a hole from the valence
band or an electron from the conduction band and hold it for a
period of time before it returns it to the energy band frQm
which it came. This can be contrasted with a recombination
center, which is a level that can capture an electron from the
conduction band and after a period of time give it up to the
valence band. Traps are usually characterized as fast or slow
according to the time constant involved with their filling
and emptying. This time constant is dependent on the energy
difference between the level of the trap in the energy gap
and that of the edge of the gap, and it is dependent on the
density of mobile charges in the band from which the charges are
captured. This density of charges depends on the potential
energy at the trap site, the temperature, the presence of
ionizing radiation and the spatial distance from a region in
which there is a more abundant supply of the carriers. On this
last point, for example, carriers from the conduction band of
the silicon can tunnel into traps in the energy gap of the oxide
if they are located sufficiently near to the silicon.
Traps have several important effects in MOS devices. The
filling and emptying of slow traps changes the charge distribution
in the oxide and causes the device properties to change, making
the device unstable. If the time constant is shorter, the
occupancy of the traps may change in the time during which a
characteristic curve is measured, altering the curve shape. Fast
-9-
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traps can capture carriers for short periods of time and immobilize
them so that they cannot contribute to a current when an electric
field is applied. These traps reduce the transconductance of a
transistor and can reduce the Q of a capacitor.
The most sensitive effect of ionizingradiation is the charging
of traps in the oxide; and therefore traps play an important part in
determining the radiation resistance of a device.
1.7 Scope of Report
The body of this report presents the important finings in this
program with our interpretations and the related information from
the works of other investigators. The references given in this
report are listed at the end of the literature review included as
Appendix A. The equipment and techniques used in this program are
described in the next section. The remainder of the body of this
report has been divided into four main parts: i) instability,
2) threshold voltage, 3) radiation resistance and 4) the effects of
water.
Appendix B contains most of the data on which the body of this
report is based. The remaining data appears in the body of the
report. Appendix C contains device structural data, and Appendix D
contains a report prepared by a specialist in the field of glass
technology.
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2. EQUIPMENT AND TECHNIQUES
In addition to the regular equipment and techniques in use
throughout the microelectronics industry for cleaning, etching,
oxidation, diffusion, photolithography and packaging, this
program involved some special pieces of equipment and techniques
described in this Section.
2.1 Oxide Preparation
It has been shown by a number of investigators88,112,114, 276
that small amounts of water in the oxide significantly influence
the properties of MOS devices, particularly those related to
surface states. Most of the silicon oxides evaluated in this
program were prepared by thermal oxidation in dry oxygen in an
open-ended radiant heated quartz oxidation tube. In this system
an oxide can absorb a significant amount of water when it is cooled
at the gas outlet end of the oxidation tube where some room air
can backflow into the tube. To thermally grow oxides containing a
minimum amount of water an oxidation tube was modified so that a
ground glass fitting can be opened at the end of the tube at which
the dry gas (02 or N2) enters the oxidation chamber. We are indebted
to Dr. S. Hofstein of RCA Laboratories of Princeton, N.J. for
suggesting this simple but effective modification. This set-up
permits one to push a sample that was thermally oxidized in dry
oxygen to the gas-inlet end of the tube to be cooled to nearly
room temperature before it is exposed to the moisture-containing
room air. Figure 6 shows this modification on the inlet end of the
tube.
Some of the oxides were prepared by vapor plating in the
apparatus shown in Figure 7. Figure 8 is a schematic diagram of
this apparatus. Two types of vapor plated oxides were prepared
in this program - CO 2 oxides and SiH 4 oxides.
CO 2 oxides were prepared by the reaction 218
SiCl 4 + 2H 2 + 2 CO 2 _ SiO 2 + 2CO + 4HCl
In this process, silicon wafers are placed on a carbon boat and
the system is flushed with a large volume of hydrogen to purge
any air from the reactor tube. The wafers are induction heated to
I05_C in a hydrogen ambient and then allowed to stabilize at
that temperature for several minutes. The CO 2 gas and the SiC14
vapor are then introduced into the reactor. The halide vapor is
-12-
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carried to the reaction chamber by passing a portion of the
total hydrogen flow through a flask containing SiC14 held at
_C to give the desired concentration (% volume) of SlCl 4 in
the gas phase•
Typically the vapor deposition conditions were_
H 2 (mainstream} i0 i/min.
Oj._._j. 4 _ _7 _,. v • ,,.7 6./ AU.I.,&A •
CO 2 0•85 I/min.
Temperature 1050-1175 ° C
SiH 4 oxides were vapor deposited by the reaction 33
SiH 4 + 202 Si02 + 2H20.
In this process silane is pyrolytlcally decomposed at high
temperatures. In the presence of an oxygen-containing ambient
an Si02 film is deposited on the hot silicon substrate. The silane
is diluted with nitrogen to a concentration of less than 5_by
volume to render it non-pyrophoric.
Typically the vapor deposition conditions were:
Sill4 5 cc/min.
02 2.5 I/min.
N 2 26.8 i/rain.
Temperature 830-1270°C
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2.2 Silicon Nitride Preparation
Some of the data given in this report was taken on MNS
capacitors made with silicon nitride layers that were prepared for
another program with the apparatus shown in Figures 7 and 8. The
reaction used for the vapor deposition of silicon nitridewas
3Sill4 + 4NH 3--_ SI3N 4 + 12H 2.
This reaction occurs at 900°C.
silicon.
The reaction occurs only on the hot
High flow rates of hydrogen were maintained through the tube
during deposition to dilute the silane to a concentration of less
than 5%by volume as a safety precaution.
Typically the vapor deposition conditions werez
SIH4 6 cc/mln.
NH 3 1.3 I/min.
H2 i00 I/rain.
Temperature 83o-94 c
The characteristics of some MIS capacitors made with these
nitrides are reported inSection 5 and Appendix B.
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2.3 C-V Measurinq Equipment
The equipment for measuring the C-V relationship is shown
in Figure 9. A schematic diagram is shown in Figure 10. The
basic instrument for measuring the capacitance is a Tektronix
L-C Meter that provides a direct reading measurement of the
capacitance in the range of 0 to 300 pF at a measurement
frequency of 140 kHz. The 106 ohm resistor isolates the power
supply from the L-C Meter so that the capacitance of the __nower
supply is not measured. The 0.01-_F capacitor prevents d'c
current from flowing through the L-C Meter. The X axis of the
X-Y recorder records the voltage applied to the device and the
Y axis records the voltage at the terminals of the indicating
meter in the L-C Meter. The current meter indicates any d-c
leakage current through the capacitor.
2.4 Equipment for Storage and Testing of Unpackaged Devices
To store and test the oxidized silicon wafers in a clean
dry ambient, a gloved drybox was set up in which the samples
were stored after oxidation and in which the unmetalized oxide
layers were evaluated by means of C-V measurements. Figure 9
shows this drybox with the C-V testing equipment. Clean, dry
nitrogen is constantly pumped into this drybox. There is an
air lock on the right end of the drybox. Whenever the outer
door isopened, there is an automatic sequence during which
the air lock is evacuated of the room air and filled with dry
nitrogen before the inner door can be opened. Figure ii is a
close-up photograph of the drybox and some of the testing
equipment.
An effort was made to develop a technique for testing the
C-V characteristics of nonmetalized oxides in wafer form. Indium
and mercury contacts were evaluated with variable degrees of
success. The best results were obtained with a method developed
at Fairchild Semiconductor which makes use of a gold ball probe,
as shown in Figure 12, which is firmly mounted on a micromanipulator
and functions as a temporary, easily removable metal electrode
to make a MOS capacitor of an unmetalized oxide. We found
that good results could be obtained at room temperature with
this gold ball probe.
We extended the use of the gold ball probe to drift testing
at elevated temperatures. This capability permits the testing for
the presence of mobile ions early in the processing sequence. This
technique is most useful for the detection of serious contamination.
-18-
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Figure I0. Diagram of equipment set-up for measuring C-V
relationship of metal-lnsulator-silicon structures.
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Precise measurements are made difficult by a number of
problems. The necessary heating and cooling sequence causes
a sufficient amount of relative movement at the probe contact
so that the C-V curves are not always as well shaped or as
reproducible as one would desire. Another frequent problem
is one of leakage current through the oxide.
We also performed drift testing with large-area silicon
wafers (Figure 13). This approach reduced the problems of
sliding contacts and leakage current. In this case, however,
there is more uncertainty of the field strength applied across
the oxide because of air spaces between the electrodes and the
oxide sample.
2.5 Equipment for Testinq Radiation Resistance
The Co 60 source used for irradiating devices was made
available at the University of Pennsylvania. The dose rate of
this source was 7 x 104 rads/hour at the end of this program.
Figure 14 is a photograph of the electrical equipment used
for testing transistors during the irradiation. This equipment
uses a modified Tektronix type 575 Transistor Curve Tracer for
measuring the transistor characteristics. A switching apparatus
connects the transistors in parallel to the aging-bias power
supply and removes this aging bias from one transistor at a time
and connects the transistor to the curve tracer.
An alternative technique for measuring the transistors was
to measure the drain current as a function of the gate-to-source
voltage at a fixed frain-to-source voltage. The substrate was
connected to the source.
The electrical measurements taken on capacitors during the
irradiation were taken with the apparatus shown in Figure 15.
It is the basic C-V curve measuring equipment shown in Figures 9
and 10 with the addition of a power supply for the aging bias..
-23-
Figure  1 3 .  Large area s i l i c o n  wafers  for  d r i f t  t e s t i n g .  
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2.6 Charqe Density Determination
The MOS capacitor is a useful tool for the study of the
distribution and the behavior of charges in oxides on semi-
conductors. The characteristic capacitance-voltage relationship
of an MOS capacitor at room temperature in the absence of intense
ionizing radiation and at high measurement frequencies (i.e.,
higher than I000 Hz for most oxides) has the general form shown
in Figure 16. The transition region, for both p- and n-type
silicon, is located in the negative voltage region.
The highest capacitance is attained when the applied voltage
attracts the majority carriers of the silicon toward the oxide,
forming an accumulation layer. In this case, the measured capaci-
tance is that of a capacitor having the dielectric constant and
spacing (thickness) of the oxide. As the voltage is changed and
the majority carriers in the silicon are repelled from the oxide
interface, a depletion layer forms in the silicon. The capacitance
of the depletion layer in series with the capacitance of the oxide
establishes a total capacitance that is lower than that of the
oxide alone. This explains the decreasing part of the C-V curve.
As the voltage is changed further, the depletion layer widens and
the capacitance decreases until the surface potential of the
silicon induces the formation of a layer of minority carriers at
the silicon surface. This layer of minority carriers is known as
an inversion layer. Further changes in voltage are supported by
increases in the density of minority carriers in the inversion
layer. For this reason, further changes in voltage are entirely
impressed across the oxide. The voltage drop across the depletion
layer remains unchanged and therefore the depletion layer thickness
and the capacitance remain constant as the applied voltage is
further changed. This situation exists when the density of carriers
in the inversion layer is capable of change in a time period shorter
than that of the sweep of the applied bias voltage during the
measurement, and is not capable of change in a period of the
capacitance measurement signal. If the sweep time of the applied
bias voltage is sufficiently short (e.g. less than a second for a
typical oxide), so that there is insufficient time for the
inversion layer to form during the measurement, then the leveling
off of the capacitance at the lower-capacitance portion of the
curve is not observed. On the other hand, if the measurement
frequency is sufficiently low that the inversion layer charge
density can change during the period of the measuring signal, then
-27-
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Figure 16. General form of capacitance-voltage
relationship of MO$ capacitor.
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the variations of the voltage that make up the measuring signal
are supported entirely by the variations in charge density in
the inversion layer. In this case, changes in voltage are
applied only across the oxide and therefore the depletion layer
does not contribute to the measured capacitance. In this case,
only the capacitance of the oxide is measured. These three
situations are depicted in Figure 17, for n-type silicon.
Since the time required to form carriers for the inversion
layer depends on the temperature and on the presence of any
ionizing radiation, the sweep rate and signal frequency at which
different curve shapes are observed depends on the conditions of
temperature and radiation. Figure 17 illustrates the limiting
cases; actual curve shapes frequently lie between these extremes.
Similar differences exist from sample to sample due to differing
densities of carrier generation sites.
There are situations in which one observes the low frequency
curve shape at relatively high measurement frequencies. This
occurs when there is a large supply of carriers of the type that
make up the inversion layer in the region laterally bounding the
MOS area. Carriers from such a supply can move into and out of the
MOS area at a more rapid rate than that at which carriers can be
generated in the MOS area. The source of carriers in the region
bounding the MOS area may be a p-n junction or an inversion layer,
as illustrated in Figure 18.
Most commonly, low frequency curves are found at relatively
high frequencies when the C-V curve is plotted for the gate-
to-substrate capacitance of an MOS transistor or when the C-V
curve is plotted for an MOS capacitor on p-type silicon
(because of the surface inversion layer often found in p-type silicon).
The most useful conditions for evaluating the state of charge
in the oxide are those that produce the middle curve in Figure 17.
From C-V curves of this typ_ one can obtain the following
information.
io The oxide thickness can be calculated from the measured
maximum capacitance per unit area using the equation
c ox
tox =__
COX
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Ca - Low measurement frequency
and slow sweep rate
b - High measurement frequency
and slow sweep rate
c - Any measurement frequency
and fast sweep rate
|,
-V 0 +V
Figure 17. Variations in capacitance-voltage relationship due to
differences in measurement signal frequency and sweep rate.
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where Cox is the permittivity of the oxide (3.55 x 10 -13.
F/cm), and
Cox is the capacitance per unit area of
the capacitor in the regions of the
C-V curve where only the oxide
capacitance is measured•
w_ _=,,_ _n_ very uood aqreement between the
values obtained with this measurement and those
from other thickness measuring techniques, such
as those involving the combination of counting
light interference fringes (which gives an
estimate to within approximately i000 _) and an
observation of the color (which is accurate to
within i00 to 200 A), or the Talysurf (which is
capable of accuracy to within 50 to i00 A).
The minimum capacitance of the depletion layer can
be determined from the measured minimum total
capacitance by using the equation for the total
capacitance for two capacitors in series.
The impurity density of the silicon can be
determined from the minimum capacitance of the
depletion layer by using the curves published
by Whelan 242. (It is assumed that the impurity
density is uniform.)
The capacitance of the depletion layer in the
silicon for the condition referred to as the flat
band condition can be obtained from the values
of oxide thickness and the impurity density in the
silicon using the curves by Whelan 242. In the flat
band condition the conduction and valence bands of
the energy diagram for the silicon are flat out to
the silicon surface. In this condition, there is zero
space charge in the silicon• In the absence of oxide
or interface states whose occupancy depends on the
applied voltage, the density of charge on the metal
at flat band condition is equal to the net charge
density in the silicon at zero bias.
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• The flat band voltage can be obtained at the point
on the C-V curve for which the capacitance is that
of the flat band condition.
6. _ The effective charge density can be calculated from
the equation
Q = Cox VFB
where Cox is again the capacitance per unit area of
the oxide, and VFB is the flat band voltage. This
calculation is based on the assumption that all of
the effective charge is at or near the oxlde-silicon
interface.
With this basic approach, the effective charge density can be
measured after each set of treatment conditions to separate the
effects due to the different kinds of charge.
To separate the various kinds of charge, measurements of the
effective charge density were made as outlined above after each of
the following treatments:
i. A ten-minute warm-up period to 30_C followed by a -12 V
bias on the metal for two minutes which was maintained
on the device during cooling and up to just before
testing.
2. Same as above with +12 V instead of -12 V.
3. A -12 V bias for five minutes at room temperature.
The immobile charge density is the effective charge density
calculated after treatment 1. The change in the effective charge
density due to treatment 3 we call the room-temperature-mobile
ion density or RT ion density• The alkali ion density is the
difference between the effective charge density after treatment 3
and that after treatment 1.
Mobile ions increase the effective charge density during
treatment 2 and decrease it during treatment 3. If treatment 2
causes a decrease or treatment 3 an increase in charge density
the instability is due to trapped charge.
A technique for separating the effects of mobile and trapped
charge is described in subsection 3.8. In Section 6 we show how
the slope of the C-V curve is a measure of the density of slow
traps in the oxide.
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3. INSTABILITY OF MOS DEVICES
3.1 Model for Instability Due to Mobile Charqe
Within the MOS Structure
If a positive voltage is applied to the metal electrode of
an MOS structure it causes any mobile charges in the oxide to
drift in the direction that increases the positive charge density
in the oxide in the region adjacent to the silicon. As described
in subsection i. 5 the movement of positive charge through the
oxide toward the silicon increases the negative surface potential
of the silicon. The surface potential of the silicon determines
the capacitance of the depletion layer in an MOS capacitor and
the conductance of an inversion layer in an MOS transistor.
The movement of charge in an oxide causes capacitor or
transistor characteristics to shift along the metal-to-silicon
voltage axis as shown in Figure 19.
3.2 Alkali Ions
Snow et a1207 and Logan and Kerr 140 intentionally contaminated
oxides with alkali ions to show that these contaminants can cause
the type of instability that has been a major problem in the
industry. Snow et al find that the charge induced in the silicon
during a treatment, at a constant elevated temperature and constant
positive applied voltage on the metal, is proportional to the
square root of the drifting time until a saturation level is
reached. This saturation level appears to be independent of the
temperature. The activation energy for drifting the sodium ions
in these samples is 16 kcal/mole (0.7 eV) and that for lithium
contaminated samples is 11 kcal/mole (0.48 eV). They show that
the 16 kcal/mole activation energy obtained for sodium from the
square-root-of-time relationship is equivalent to an activation
energy of 32 kcal/mole for the diffusion constant. This compares
favorably with the value of 31 kcal/mole found by _en and
Douglas I)0 for steady state conduction of sodium ions in fused
silica.
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Drain current vs. gate voltage
at fixed drain-source voltage
for n-channel MOS transistor.
Yon, Ko, and Kuper 250 have shown by means of radiochemical
and MOSanalyses that the distribution of sodium in the oxide can
be quantitatively associated with the instability of MOSdevices.
In their experiments, the sodium concentration in the oxide within
I000 _ of the silicon interface correlates with the mobile charge
found by MOS analysis in their samples. They found no instability
without finding sodium. In ion drift experiments they found that
changes in the relative distribution of sodium occurred mostly in
the region within 1000 A of the silicon.
Very recently, Williams 266 found, in studies of the
photoemission of electrons from silicon into silicon dioxide
following the sequential drifting of mobile ions through the oxide,
that 2.1 x 1013 ions/cm 2 were located within i0 A of the silicon.
One can infer from the studies by Yon, Ko and Kuper that when
a large number of sodium atoms are introduced by diffusion the
sodium atoms are not all ionized. It is not yet known why the
ionized sodium atoms should be concentrated near the silicon.
One miqht speculate that the stresses and discontinuities
associated with the Si-Si02 interface influence the ionization energy
of alkali ions.
Possibly the determining factor in establishing the
distribution of ionized sodium atoms is the dependence of the
probability for occupancy of an alkali atom on the electrostatic
potential at its location. The presence of positive charge in the
oxide sets up the condition in which the energy bands slope in
the direction shown in Figure 20. This figure also shows that
the deeper an atom is in the oxide in the direction away from
the silicon the more likely a level due to an alkali atom is to
be occupied. The levels due to alkali atoms are neutral when
occupied and positively charged when empty. This may be a reason
for finding most ionized atoms near the silicon. This hypothesis
has not been evaluated in detail. No reference has been found
for the ionization energy for sodium in silicon dioxide. Using
the data given above by Williams, one can calculate by Poisson's
equation that a uniform distribution of 2 x 1013 ions/cm 2 in a
layer i0 A thick establishes a voltage drop of 0.45 V across the
i0 A thick layer. One might expect the ionization energy to be
within an order of magnitude of 0.45 V.
Phase III of the Scope of the Work in the contract called for
the development of techniques to remove mobile ions from the oxide
to create stable devices. It had been proposed that the
contaminating ions might be drifted to the top surface of the
oxide in an applied electric field at an elevated temperature, and
then etched away with a thin layer of oxide. This technique was
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attempted early in this program. The samples were heated to
300°C while an electric field was applied across the oxide by
the large-area silicon electrode shown in Figure 13. Following
the drifting process, a thin layer of oxide was removed by
etching. Alternatively, some oxides were metalized with
evaporated aluminum and heated under bias, after which the aluminum
and a thin layer of oxide were etched away. Some ions were
removed, but a substantial number remained. In view of the
fact that the sodium is only partially ionized, one would have
uu u_±a_ and etch away ions repeatedly to remove most of the
sodium. Each step might remove all of the ionized sodium, but
then with time the unionized sodium would again gradually
equilibrate to an ionized state. Smaller and smaller amounts would
be taken out in each subsequent step.
3.3 Results of Efforts to Prepare Alkali-Ion-Free Oxides
Practical techniques have been developed that successfully
prevent alkali ions from contaminating the oxide during the
fabrication processes of MOS devices. These techniques are
similar to those developed by Fairchild Semiconductor for their
Planar II process and Philco has a license agreement for the use
of the techniques. The present process of Philco involves the
careful control of material, equipment, and procedures to
eliminate, as far as practical, all possible sources of alkali
ion contamination. This control extends from the silicon wafer
cleaning and etching, through oxidation, metalization,
photolithography, alloying, gettering, mounting, and packaging.
Further details appear in References 254 and 255.
The degree to which we have been able to produce MOS capacitors
with a minimum amount of instability due to alkali ions in phospho-
rus free oxides is reported in Tables B-I and B-2 in Appendix B.
These data show that the density of mobile alkali ions has been
held below 1 x i0 II alkali ions/cm 2 in most thermally grown oxides
or vapor plated oxides made with CO 2. Typical levels were about
5 x i0 I0 ions/cm 2. The data indicate that a level of 1 x i0 I0
ions/cm 2 is attainable.
Table B-3 of Appendix B contains a tabulation of the mobile
ion densities formed in transistors fabricated in this program.
Group 217 is a group of p-channel transistors made with an oxide
that was thermally grown at 1200°C on (iii> oriented silicon,
phosphorus-doped to l.Sn-cm. The average alkali ion density is
5.7 x I0 I0 cm 2.
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Groups 210 and 213 are p-channel transistors made with an
oxide thermally grown at 1200°C on <i00> oriented silicon,antimony-
doped to _ 6.5 _-cm. These groups have average alkali ion
densities of 2.3 x i0 I0 and i.i x i0 II cm 2. The RT ion and
trapping densities in these groups were both less than l0 I0 cm 2.
Table B-4 in Appendix B shows that, of the additional
processing steps required to fabricate transistors that are not
required for the fabrication of capacitors, the diffusion process
was the only Qne that introduced mobile ions. We believe that
alkali ions were introduced by contaminated water used to pre-
pare wet oxygen for growing a layer of oxide during the diffusant
driva-in step. This waterwas contained in a Pyrex [which contains
sodium) round bottom flask. The stable MOS transistors described
in Table B-3 were made without wet oxidation.
The vapor plated oxides made with SiH 4 were found to have
relatively high densities of alkali ions. The reason for the
presence of these ions has not been identified, but we believe
that with further effort such oxides could be made in stable
form.
3.4 Room-Temperature-Mobile Ions (RT Ions)
Holstein 88,89 has described in detail an instability that
exists at room temperature, after a device has been exposed to
higher temperatures under a positive bias (on the metal), which
is due to some species of highly mobile ion. He has postulated
that these ions are protons formed by hydrolysis of water at the
metal-oxide interface in the presence of some unknown catalytic
agent. He has shown that this instability results from immersinq
the oxide in hot (90°C) distilled water for 15 minutes, or exposing
it to an atmosphere of 60% relative humidity for one hour before
metaJization. No significant difference was observed among gold,
Nich, ome, chromium, nickel, and aluminum. The removal of 200 A of
oxide with an HF-H20 etch before metalization causes devices to be
even more stable than the control oxides even though this etching
was followed by a water rinse. Holstein has postulated that the
action of the water that produced the instability in the unetched
oxide is dependent on the presence of a catalytic agent which is
removed when the oxide surface is etched.
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Alternatively, the etching operation may leave some residue
on the surface that affects the formation of ions in subsequent
processing or heat treatments. Gregor 63 very recently reported
that the instability is dependent on whether the solvent chemical
treatment of the oxide immediately prior to metalization (in his
case aluminum) is basic or acidic. He found that nonbasic
solvents (Freon, xylene, trichloroethylene, and acidified water)
yield a relatively low level of instability, whereas basic
solvents (methanol, ethanol, isopropanol, pyridine) cause a
large amount of instability. The degree to which these results
were due to alkali ions is not clear.
Meyer 152 has shown that silicon oxide surfaces retain a high
concentration (1017 to 1019 atoms per cm 2) of fluorine even after
treatments intended to reduce the fluorine concentration. His
work shows that very high concentrations are involved and that they
are hard to remove. This work supports our opinion that difficult
as it is to form clean surfaces it is even more difficult to clean
a contaminated surface.
No adequate model for "proton" instability exists. It appears
that the phenomenon may be a complex reaction involving various
constituents in undefined roles of reactant or catalytic agent.
It has been reported 58 that the diffusion of protons or "water"
is much more rapid in silica containing aluminum than in pure
silica. Hetherington et a179 state that hydroxyl produced by
reaction of vitreous silica with either water vapor of hydrogen
can be removed by treatment in vacuum at high temperature.
(Burkhardt 265 found that oxides prepared in tritiated steam could
be baked at the oxidation temperature in dry 02 to remove all
traces of tritium.) Hetherington et a179 found that hydroxyl
introduced by electrolysis could not be removed by treatment in
vacuum at high temperature. They mention that sodium in glass
can be replaced by hydrogen in the form of Si-OH groups in
electrolysis while in other work hydrogen introduced into glass
by electrolysis exists as hydroxyls which are not replaceable
by sodium atoms in subsequent electrolysis.
Leel21 has reviewed the literature on the diffusion of
hydrogen and water in fused silica. His work shows the diffusion
to be a complex function of temperature, the state of reduction
and of the material purity. His model makes a distinction
between metastable and permanent hydroxyl.
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Much work has been done to study the behavior of water and
hydrogen in silica and in MOS oxides. The behavior is compli-
cated. Fortunately, it has been possible to develop practical
empirical techniques by which the beneficial effects of water
on MOS structures are utilized and it has been possible to
fabricate MOS structures without the objectionable RT ion or alkali ion
instability.
= n.... _- of E£foz-hs to Prepare Oxides Free of RT Ions
The data in Tables B-I, B-2 and B-3 in Appendix B show that
we have been able to keep the density of the charges responsible
for RT ion instability down below 5 x i0 I0 cm 2 most of the time r
with many samples having a RT ion density below 1 x i0 I0 cm 2.
_e source of the RT ion instability has not been clearly
identified. In some cases, heating the metalized oxide to 475
or 550_C - for 5 minutes in dry N 2 increases the instability. In
• other cases it does not.
_,e dryness of the oxide does not seem to be an important
factor in determining the RT ion instability. The data in
Table B-5 in Appendix B seems to show that drier oxides have
less RT ion instability_ on the other hand, Table B-I in Appendix
B shows that many oxides that were less dry exhibit low levels of
RT ion instability.
Rinses or etches in 10:l HF, buffered HF or deionized water
do not always cause RT ion instability.
There appears to be a slightly higher tendency for buffered
HF to introduce RT ion instability than for i0:i HF to introduce
RT ion instability.
We found that a methanol rinse before metalization introduced
a high level of both alkali ion and RT ion instability, supporting
observations by Gregor 65. It is our understanding that the insta-
bility found by Gregor can be interpreted to be due to alkali ions.
We believe alcohols contain relatively high levels of sodium contami-
nation.
There appears to be a weak positive correlation between the
observed densities of alkali ions and RT ions.
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3.6 Phosphosilicate Glass
A deposit of phosphosilicate glass is widely used to produce
stabilized MOS devices. Yon et a1250 have shown that sodium is
gettered by the phosphosilicate layer. The fact that this layer
acts as a barrier has been confirmed by Snow and Deal 209. They
show, however, that if the phosphosilicate glass is too thick
relative to the thickness of the underlying pure Si02, the pure
phosphosilicate glass will itself contribute to an instability
because of polarization in the phosphosilicate glass.
The effect of this polarizability can be minimized by making
the layer of phosphosilicate glass sufficiently thin so that the
polarizable layer has very little effect on the polarization of
the total oxide layer. Since this layer is not near the silicon,
the effect on the silicon can be quite small. On the other hand,
since phosphorus glass is hygroscopic it may be expected to in-
crease the problem of mobile ions on the surface of the oxide.
Phosphorus glass has a higher etch rate than does silicon
oxide; therefore, more refined techniques are necessary to form
sharply defined cuts in the oxide.
3.7 Model for Instability Due to Slow Traps
Assume that trapping levels exist in the energy gap of the
oxide. These traps might be donor (neutral when filled and
positively charged when empty) or acceptor (negatively charged
when filled and neutral when empty) in the model.
When a negative gate voltage is applied, the potential energy
for electrons at the trap sites in the oxide is increased. This
increases the probability that the traps are empty, thereby in-
creasing the positive charge in the oxide.
In contrast to the mobile-ion-caused instability described
in Figure 19 in which the effective positive charge in the oxide
near the silicon is increased by a positive voltage on the metal,
trapping-caused instability increases the positive charge in the
oxide when there is a negative voltage on the metal. The direction
of the instability due to trapping is therefore opposite to that
shown in Figure 19.
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The presence of slow trapping states was found to be at
least partially dependent on the treatment given the silicon
surface in preparation for oxidation. Oxides were thermally
grown at 1200°C in dry 02 on wafers having two different kinds
of final etching. Wafers that were etched in an acid solution
(HF, HNO3, and HAc) at room temperature exhibited the trapping
type of instability in the unmetalized oxide, whereas similar
wafers etched at 1200°C in gaseous HCI exhibited some mobile ion
instability in the unmetalized oxide. Rinsing was not required
following the gaseous etching. An experiment showed that samples
rinsed after gaseous etching did not exhibit trapping, indicating
that the difference was due to the method of etching and not due
to the rinsing. The same results were found in metalized vapor-
plated silicon nitride layers on silicon prepared with gaseous
or liquid etching.
3.8 Coexistence of Trappinq and Mobile Ion Instability
Trapping and mobile charge coexist in at least some samples.
This can be shown by performing the drift testing under various
conditions of applied bias and temperature. If sufficient time
is allowed for the mobile charge motion to saturate and if a
sufficient bias voltage is applied to prevent the mobile charge
from rearranging itself to reduce the field in the oxide to zero,
then the mobile charge should drift in the oxide to a saturation
point which is independent of the applied voltage. On the other
hand, the trapped charge would be sensitive to the applied voltage
because the occupancy of a trap depends on the electrostatic
potential at the trap site. The occupancy of the trap depends
also on the temperature because of the influence of the temperature
on the Fermi level.
To demonstrate the coexistence of mobile charge and trapped
charge, measurements were made on packaged capacitors made with
vapor plated nitrides with aluminum metalization. These samples,
which were made on another program, were chosen for this experiment
because they exhibited more trapping than any of our oxide samples.
To measure the instability a negative voltage of the magnitude and
at the temperature indicated in Table 1 was applied for 15 minutes
to the metal electrode. The inflection voltage of the C-V curve
was measured. Following this a positive voltage of the same
magnitude was applied to the metal electrode at the same tempera-
ture, again for 15 minutes. The inflection voltage of the C-V
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TABLE i
DEMONSTRATION OF COEXISTENCE
OF MOBILE CHARGE AND TRAPPED CHARGE
TEMPERATURE BIAS MAGNITUDE & TYPE OF INSTABILITY
DRIFT, TEST VOLTAGE
22°C 22°C 2 V
" " 12 V
" " 50 V
22°C -78°C 2 V
" " 12 V
" " 50 V
-7_°C -78°C 2 V
" " 12 V
" " 50 V
S . PLE
12 V mobile ion
2 V trapplng
7 V trapplng
2 V trapplng
1 V trapping
20 V trappang
5 V trapplng
2 V mobile ion
0V
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SAMPLE _2
2 V trapping
6 V trappin 9
20 V trapping
0V
0V
i0 V trapping
3 V mobil'e ion
2 V mobile ion
4 V trapping
curve was measured again. The magnitude of the instability
recorded in Table 1 is the difference between these two readings
and the instability type (mobile ion or trapping) was determined
by the direction of the shift of the C-V curve during the second
drift operation.
The results in Table 1 show that it is possible to vary the
drift voltage to influence the relative amount of trapping. More
trapping is observed, the higher the drift voltage. Decreasing
the temperature appears to decrease the trapping instability more
than it does the mobile ion instability.
In summary, it should be recognized that trapping and mobile
ion instability can coexist and can compensate for each other, and
it appears that the technique, for which we have shown feasibility,
can be developed into a practical method for studying the relative
magnitudes of these types of instability.
3.9 Observed Levels of Trappinq Instability
The data in Tables B-I and B-2 in Appendix B show that trapping
is not a serious cause of instability in thermally grown oxides.
Trapping appears to be more of a problem in vapor plated oxides.
Vapor plated oxides made with CO 2 have 1.0 x i0 I0 to 4.0 x i0 I0
trapped charges/cm 2. Vapor plated oxides made with Sill 4 have
0.3 x i0 II to 2.0 x i0 II trapped charges/cm 2 Vapor plated silicon
nitrides were found to have 0.6 x i0 II to 6.0 x l0 ll trapped
charges/cm 2. Kerr 277 has also reported high trap densities in
nitrides.
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3.10 Surface Ions
Another cause of microcircuit instability involves the
motion of ions along the surface of an oxide. Such ionic motion
has been studied by Shockley et a1205, 206. This kind of charge
motion can influence the surface potential of the silicon to
induce channels or to affect diode characteristics in either
bipolar or MOS devices or microcircuits. If there are ions on
the surface, the application of a voltage to a metal electrode
may influence the electrostatic potential distribution over
=_accnt unmetalized regions of the oxide surface of the device
or circuit. Whereas surface ions alone are quite capable of
affecting the surface potential of the silicon, their effect is
increased when they cause the movement of mobile ions in the
oxide.
Referring to Figure 21, if a positive voltage is applied to
the metal, mobile ions on the surface of the oxide will move so
as to make the surface potential of the oxide around the metal
more positive. This increase in oxide surface potential will
cause any positive ions in the oxide to move toward the silicon.
This redistribution of charge in the oxide causes the surface
potential of the silicon to become more negative. This change
in silicon surface potential can create or affect channels and
can alter diode characteristics.
Several experiments have been conducted that show t/_ese
effects. In one experiment, an oxide was prepared to have a high
density of sodium ions. It was then formed into MOS capacitors.
These were scribed and mounted so as to have two capacitors on
one silicon chip mounted in a package. Some of the packages were
hermetically sealed while others had an intentional hole in the
package. Initially, the C-V curves were recorded for each pair
of capacitors. A positive bias of +12 V was then applied to the
metal electrode of one capacitor in each package for four days at
room temperature while the other capacitor was open circuited.
After this, the C-V curves were measured again to determine
whether the presence of an applied voltage on the one capacitor
could influence the charge and therefore the C-V characteristics
of the other capacitor. The results are given in Table 2.
-46-
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The ionic motion depicted in a. develops a positive
electrostatic potential on the oxide surface that causes
the mobile charge in the oxide to drift toward the
silicon as shown in b.
Figure 21. Model for the effect of mobile surface ions.
-47-
TABLE 2
Device
No.
INTERACTION OF TWO CAPACITORS
ON THE SAME SILICON CHIP
Capacitor
FLAT BAND VOLTAGE (volts)
After 4 days
of +12 V on
Initially Capacitor A
185BI A 2.6 3.4
B 2.6 2.9
179A2 A 3.4 5.4
B:_ 3.6 4.4
179A3 A 4.3 i0
B 3.5 3.9
Hermetic
Package
179AI A 3.6 7.5
B 3.6 7.5
179A2 A 3.2 6.6
B 3.2 4.9
185B2 A 2.3 4.4
B 2.3 2.8
Leak in
Package
TABLE 3
EFFECT OF MOBILE IONS ON THE SURFACE
Sample
' l
CmU  L cua z Tr
# After
Initial Bias
AT 3 V
24-Hour
Period
7 0.39 0.40
9 0.23 0.23
I0 0.47 0.47
3 0.36 1.67
6 0.36 0.40
8 0.56 2.12
He rme tic
Package
Leak in
Package
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The data in Table 2 show that a voltage applied to capacitor
A influenr_es the distribution of charge in capacitor B. We believe
that this indicates that charge motion on the surface of the oxide
established a voltage on capacitor B.
It is possible that the charge motion described above may have
been through the glass in the package. The following experiment was
conducted in which the possible charge motion through the glass of
the package could not influence the results. A number of n-channel
connection from the gate to the package. The source-to-drain current
was measured at a source-to-drain voltage of 3 V. A positive 20 V
was applied to the source and the drain relative to the substrate,
for a period of twenty-four hours. Since there was no connection to
the gate, the gate potential could only change due to charge motion
along the oxide surface from the source and drain bonding pads.
Some of the packages were hermetic and some had intentional air
leaks in the package. The results are given in Table 3.
We believe that the data in Table 3 clearly demonstrate that
ions can move along the top surface of an oxide to alter the
characteristics of MOS devices, particularly when packages are not
hermetic. We infer from this data that ions on an oxide can alter
the surface potential of the underlying silicon at points not
covered by a metal layer.
In n-channel MOS transistors, the gate is frequently designed
so as not to overlap the drain region in order to reduce the gate-
to-drain capacitance. In this case, the negative potential
normally found at the silicon surface under oxides make the part
of the channel between the gate and the drain conductive.
Assuming the application of a negative voltage to turn off
the channel for a long time (hours or days), mobile ions on the
oxide surface would move in such a way to make the silicon surface
potential less negative. This would reduce the conductivity of
the channel between the edge of the gate and the drain. When the
voltage on the gate is then made positive, the channel between the
edge of the gate and the drain would not have its desirable high
conductance, thereby reducing the over-all channel conductance and
the transistor transconductance.
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Metz 151 and Atalla 6 have shown that mobile surface ions can
influence the electric field at the silicon surface at the edge
of a p-n junction to influence the diode breakdown voltage and
the diode leakage current in bipolar devices.
Rosier 194 has described how the surface recombination
velocity depends on the surface potential of the silicon. Mobile
surface ions cause instability of the beta of bipolar transistors
through their effect on surface recombination velocity.
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4. THRESHOLD VOLTAGE OF MOS DEVICES
I
I
I
I
I
4.1 Effects of Oxide Charge and Traps
The threshold voltage of an MOS transistor is that gate-to-
substrate voltage (source connected to substrate) at which the
channel between the source and the drain is just at the edge of
conduction. In an n-channel MOS transistor, this is the negative
voltage which must be applied to the gate to repel the normally
occurring inversion layer of electrons so that the normally-on
channel is just at the point of being turned off. Similarly, in
a p-channel MOS transistor, this is the negative voltage that
must be applied to the gate to attract holes to make this normally
off channel start to conduct current.
The threshold voltage depends mainly on two parameters: the
charge density in the oxide, and the average mobility of induced
charges in the channel. The presence of charge in the oxide
influences the silicon surface potential and thereby determines
the relationship between the applied voltage and the density of
net charge in the silicon, as described in subsection 1.5. The
conductance of the transistor channel depends not only on the
density of charges in the channel region but also on their mobility.
Trapped charge is not mobile and therefore does not contribute to
the mobility. During the long history of field effect devices,
a major problem has been that fast states that trap and immobilize
_-----=_ _'_i_=--.........=^i=t =t i.aLL_ _UU.'" _ULfd_ . _here these traps
exist in sufficient abundance, conduction of a channel does not
occur when the charges begin to appear but appears only after a
sufficient number of charges have been induced first to fill the
traps. This can be demonstrated by superimposing capacitance-
voltage (C-V) characteristics on conductance-voltage (G-V)
characteristics for a given MOS structure. If there are no fast
states, the onset of an inversion layer and of channel conduction
occur at nearly the same gate voltage, as shown in Figure 22a.
If traps are present, the first carriers induced in the inversion
layer do not carry current because they are trapped. A higher
voltage must be applled to fill the traps before current starts
to flow, as shown in Pigure 22b.
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-V 0 +V
GATE VOLTAGE
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-V 0 +V
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be
Figure 22. Effect of traps on the relationship between the capacitance-
voltage and the conductance-voltage characteristics.
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4.2 Results of Efforts to Reduce the Immobile Charqe Density
In the development of techniques to reduce the threshold
voltage we first directed attention to the immobile charge density
in the oxide. We conducted experiments to find processes for pro-
ducing oxides with low immobile charge densities in the hope that,
having found such processes, they wouldyield oxides with low trap
densities. The degree to which we have been successful is reported
in subsection 4.3.
4.2.1 Effect of Silicon Orientation on Immobile Charge Density
The industry has been using (ill) oriented silicon for making
MOS transistors. Our experiments and those of other investigators
reported below have shown that the immobile charge density is very
dependent on the silicon orientation.
The data in Tables B-1 and B-2 in Appendix B show that for
thermally grown oxides prepared at 1200°C the immobile charge
densities are, typically, those shown in Table 4.
TABLE 4
_m_mmummum O__ Z_l.U_Ib_ _A-A/_,K_ D_NSITY
ON 81LICON ORIENTATION
Silicon Conductlvity
Orientation Type
(iii) n
<I00> n
<in> p
<i00> p
<II0> p
Immobile Charge
Den s i ty
(charges per cm 2)
1.8 - 2.3 x i0 II
0.4 x i0 II
2.0 - 2.3 x i0 II
2.7 - 3.0 x i0 II
3.6 - 3.8 x i0 II
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This is in agreement with the data reported by Balk et al 9
who found the immobile charge density to have the following
dependence on orientation for n-type silicon:
<111> $ x 1011 cm -2
<ii0> 1 x i0 II cm -2
<i00> 5 x i0 I0 cm -2
Balk et al 9 stated that they found "similar results" on
p-type silicon. Our data summarized in Table 4 shows an orlen"
ration dependence for both n- and p-type silicon but not the
same dependence. __
Miura 154 obtained similar results for n-type silicon:
<iii> 1.2 x I0 II cm -2
<211> 4.5 x i0 I0 cm -2
<ii0> 2.4 x I0 I0 cm -2
<i00> -1.2 x i0 I0 cm -2.
The negative sign indicates that the electron concentration was
depleted at the silicon surface.
4.2.2 Lower Immobile Charqe Densit7 in Vapor Plated Oxides
We found an alternative approach for producing oxides with
low densities of immobile charge. Vapor plated (with C02) oxides
formed on both <i00> and <iii> oriented silicon were found to have
substantially lower immobile charge densities than did thermally
grown oxides on silicon with the same orientations.
As shown in Table B-I in Appendix B, the immobile charge
densities obtained for vapor plated oxides were 0.9 x i0 II to
I. 7 x 1011 cm -2 for<lll> n-type silicon, and -0.3 x 1011 to
less than 1010 cm-2 for <100) n-type silicon.
A vapor plated (CO 2) oxide on <111> p-type silicon (not shown
in Table B-1 because it had a very high mobile ion content) had an
immobile charge density of 2.0 x 1011 to 2.7 x 1011 cm-2.
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Table B-I shows that a vapor plated oxide (Sample #190) made
with phosphorus doping in the oxide on <iii> n-type silicoD had
an immobile charge density of 2.7 x i0 II to 3.2 x i0 II cm -z.
As Table B-I further shows, oxides vapor plated with SiH 4 did
not show an immobile charge content below that for thermal oxides
on either <iii> or <i00> n-type silicon.
Although others have reported studying vapor plated oxides,
+_.... _v_.... _= _v=-J L,u indication that lower immobile charge densities
were found. Very recently, Tarui et a1281 reported that vapor plated
oxides made with CO 2 were found to have oxide charge densities
that were not significantly different from the densities found
in their thermally grown oxides. They found that the magnitude
of these charge densities was determined by the post deposition
treatment of the oxide. They suggest that the source of this
charge density is the Si02 surface rather than the oxide silicon
interface. It may be that much of the charge in their oxides
was mobile. Their observations that a P205 treatment always
yielded a lower charge density might indicate that the mobile
charge was gettered. They further reported that their vapor
plated oxides had lower densities of surface states (called traps
in this report) than their thermally grown oxides.
4.2.3 Effect of Oxidation Temperature on Immobile Charqe Density
reduced has been to prepare the thermal oxides at lower temperature.
Oxides grown at 1200°C typically contain 2.0 x i0 II to 2.4 x i0 II
immobile charges/cm 2. Oxides grown at 1000°C were found to have
1.3 x I0 II to 1.5 x i0 II immobi!e1?harges/cm2 and those grown at
900°C have 1.9 x i0 II to 2.2 x i0 _ immobile charges/cm 2.
Deal et a1263 have recently reported that the immobile charge
density of thermally grown oxides increases with lower oxidation
or heat treatment temperatures over the range of 600 to 1200°C.
This effect was found to be more pronounced for dry oxidations
than for wet oxidations. Our finding of a.lower immobile charge
density for lower oxidation temperatures appears to contradict the
results reported by Deal et al. Possibly there are several competing
influences involved to cause our results over the temperature range
of 900°C to 120_ C to differ from those obtained by Deal et al over
• the range of 600 to 1200°C. We did find a higher density for 900°C
(1.9 x i0 II to 2.2 x I0 II cm -2) than for 1000°C (1.3 x i0 II to
1.5 x i0 II cm-2). It is our impression that the charge density at
900 ° to 1000°C reported by Deal et al was about a factor of 2 to 3
higher than ours, It may be that the density of immobile charge
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is influenced by stresses due to the difference between the
coefficients of thermal expansion of the silicon and of the oxide.
The cooling schedule may also influence the immobile charge density.
Our cooling schedule is described in subsection 6.6.
4.2.4 Effect of Oxygen Dilution During Oxidation
on Immobile Charge Density
As stated in paragraph 4.2.3, above, we found that a reduction
in oxidation rate obtained by a reduction in the thermal oxidation
temperature, decreases the immobile charge density. In contrast to
this we found (Sample #125 in Table B-I of Appendix B) that a
thermal oxide prepared on (iii> n-type silicon in I% dry 02 and 99_
dry N 2 at 120_C has an immobile charge density of 3.6 x i0 II tO ,
3.9 x i0 II cm -2.
4.2.5 Effect of Nickel or Gold on Immobile Charge Density
We found that the immoSile charge density can be reduced in
thermally grown oxides by a treatment involving nickel. Electroless
nickel is plated on the back face of the silicon. This plating
step is followed by a heat treatment in dry N 2. The samples were
cooled quickly after the heat treatment. Our findings are
summarized in Table 5.
TABLE 5
RESULTS OF TREATMENT INVOLVING NICKEL
Heat Treatment Temperature
and Time
1200°C 20 minutes
I050°C 40 minutes
900°C 40 minutes
Control samples
Immobile Charge Density
(cm-2)
0.5 to 1.6 x i0 II
1.6 x i0 II
0.9 to I.i x i0 II
1.9 to 2.3 x i0 II
Dunavan and Lawrence 41 found that gold doping of the silicon
caused a shift from an n-type surface potential to a strong p-type
surface potential.
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4.2.6 Effect of Post-Oxidation Heat Treatments on
Immobile Charge Density
Figure 23 summarizes experimental data taken in this program
showing that heat treatments can be used to change the density of
immobile charges of thermally grown oxides. A 300°C bake for 1
hour reduces the immobile charge density by about 20_. These data
were taken early in the program. The values plotted are the points
density during a heat treatment at 300°C was found in the driest
oxides that we made and tested, indicating that the reduction does
not depend on water. Heat treatments at 300°C in dry N 2 for'
1 hour do not appear to reduce the charge density in the oxides
prepared by vapor plating with CO 2. The charge in such oxides
is increased by a factor of 4 by a heat treatment at 450_C for
1 hour in room air.
We have recently prepared very dry oxides grown thermally
at 1200°C on both <iii> and <i00> n-type silicon. We measured
the charge density in these samples with a gold ball probe before
and after a bake in H 2 for 1 hour at 450°C. This treatment
increased the charge density as shown in Table 6.
TABLE 6
EFFECTS OF 1-HOUR BAKE IN H9 AT 45_C
ON THE CHARGE DENSITY OF UNMETALIZED OXIDES
Silicon
Orientation
<lll>
<100>
Charqe Density
Initial After Bake
3 x i0 II cm -2 13 x i0 II cm -2
1 x i0 II cm -2 4-10 x l0 ll cm -2
In subsection 6.3, we show that heat treatments in water-
containing ambients in the temperature range of 400-1200°C also
produce large increases in the immobile charge density in both
thermally grown and vapor plated oxides.
In a related company-sponsored program, we found that the
threshold voltage of n-channel MOS transistors was increased by
such treatments. The silicon was I0 _-cmp-type, oriented on the
<iii> planes. The heat treatment chosen to increase the immobile
charge density was 500°C in room air (50_ relative humidity at 25°C)
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FLgure 23. Effects of heat treatment.
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for 1 hour. These transistors had a threshold voltage of -6 to
-7 volts. The control group which was processed identically
except for the 500°C heat treatment had a threshold voltage of -I
volt.
We note that Kooi reports finding a reduction in the immobile
charge density due to a heat treatment at 450°C for 30 minutes in
wet N 2 (N2 bubbled through water at room temperature} or wet 02 .
4.3 Results of Efforts to Fabricate Transistors
with Lower Threshold Voltaqe
Havingestablished several techniques by which the immobile
charge density in oxides can be reduced in MOS capacitor structures,
we made MOS transistors to determine the compatibility of these
techniques with transistor fabrication processes and to determine
the degree to which fast states or trapping influences the threshold
voltage in such transistors.
4.3.1 Thermall 7 Grown Oxides on <i00> and .._111} Oriented Silicon
Two groups of p-channel MOS transistors were made on antimony-
doped 6.7 ohm-cm silicon oriented on the <!00> pl_._. The oxide
was thermally grown at 1200°C. The data for each of a group of
individual transistors is given in Table B-3 in Appendix B.
The data show that the use of <100> silicon instead of <111>
silicon (both with thermally grown oxide) reduces the threshold
voltage. The (iii> group had an average threshold voltage of 5.9 V
and the two <i00) groups had average threshold voltages of 1.2 and
2.0 V.
The stability of these transistors is demonstrated by the low
mobile ion densities shown in Table B-3. Leakage currents were
measured on these transistors at a drain-to-substrate voltage of
-4 V. Most of the leakage currents of the drain-substrate diodes
in the transistors made on (I00> silicon were in the range of 0.01
to 0.I0 nanoamperes. This is at least as low as that in similar
devices on <lll> silicon.
4.3.2 Vapor Plated Oxides on <i00) an d <111) Oriented Silicon
We made p-channel MOS transistors with a vapor plated oxide on
phosphorus doped silicon oriented on the <iii) and on the <100>
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D
planes. The drift testing sequence described in subsection 2.6
showed a slow trap density of _ 7 x i0 I0 cm -2. The threshold
voltages of these transistors were 4 to 5 V on the (i00> silicon
and 5 to 7 V on the (lll> silicon. C-V measurements, gate to
s,,bstrate, indicate that this high threshold voltage was partially
due to a relatively high immobile charge density and partially
due to trapping. The processing of these transistors included the
formation of a thermally grown oxide which served as the diffusion
mask. After the diffusion of the sollrce and drain regions the
thermally grown oxide was etched away in the gate region and a
vapor plated oxide was deposited. We postulated that the oxide
etching operation left a surface which, after the subsequent
deposition of a vapor plated oxide, had a high density of
immobile charge. Additional transistors were made on (lll)silicon,
but in this case the oxide etching operation was followed by
another etch which removed a thin layer of silicon. In these
transistors the threshold voltage was again 6 to 7 V. More work
will be necessary to determine the feasibility of making MOS
transistors having low threshold voltages with vapor plated
oxides. The recently published report by Tarui et a1281 in
which they found low trap densities in vapor plated oxides, is
encouraging. We are optimistic that further development work will
show that vapor plated oxides can be used to make transistors with
lower threshold voltages.
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5. RADIATION INDUCED DEGRADATION
5.1 IDtr0duction
Experiments conducted in various laboratories show MOS tran-
sistors to be sensitive to doses of ionizing (X or gamma) radiation
of less than 10 4 rads. In comparison, bipolar transistors can
tolerate similar radiation up to approximately 10 6 rads.
Ionizing radiation affects MOS devices to increase the thres-
hold voltage, to decrease the transconductance, and at higher levels
to increase the reverse currents of the source and drain junctions.
These changes occur because of the development of positive charge in
the oxide and because of the development of surface states which
trap or immobilize carriers in the channel region of the transistor.
Figure 24 shows some C-V curves that were taken on MOS capac-
itors after various conditions of exposure to radiation during this
program_ they illustrate some of the typical behavior of MOS
capacitors in ionizing radiation:
io The magnitude of the applied negative voltage has
little effect on the charge developed in the oxide.
1 The magnitude of the applied positive voltage has a
strong effect on the charge developed in the oxide.
, Degradation under positive voltage is much greater
than that under a negative voltage.
4. Continued irradiation with zero or negative applied
voltage after an irradiation with a positive applied
voltage "anneals" out some of the "damage".
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the order of the testing sequence.
Figure 24. Typical effects of radiation on MOS capacitors.
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5.2 Model for Radiation Effect on MOS Devices
Grove* reported that the amount of induced charge during an
irradiation with a positive applied voltage saturates at a level
proportional to the square root of the voltage. He has developed
a model for this behavior in which he assumes a uniform distribution
of electron traps in the oxide having a density of 1.7 x 1018 cm -2.
According to Grove's model, the X- or gamma-radiation ionizes
the Si02 a_d creates hole=electron pairs. Electrons in donor traps
in the oxide fall into empty levels in the valence band of the
oxide, leaving positively charged donor traps. The electrons and
holes in the conduction and valence bands, respectively, of the
oxide can flow to the silicon or the metal. The barriers at the
oxide interfaces prevent holes or electrons from flowing into the
oxide from the metal or the silicon unless the structure is exposed
to energetic radiation.
The probability that a trap will remain empty depends on
the electrostatic potential at the location of each trap. During
the irradiation there are a sufficient number of electrons in the
oxide to fill some of the traps. This presence of electrons allows
the empty traps to distribute themselves in the oxide in a way that
minimizes the electric fields. This situation is very similar to
that of a depletion layer at an abrupt p-n junction between two
homogeneous regions.
Figure 25 shows how the ch_rg_ density and the _i_uhricai
field distribution in the oxide are affected by the irradiation.
Figure 25a depicts the charge distribution and field for a given
applied voltage, assuming there is no net charge in the oxide before
the irradiation. The charge densities on the two faces of the
oxide are equal and opposite, and the field is constant throughout
the oxide. The radiation uniformly ionizes the traps in the oxide.
Those traps located with an electrostatic potential above a certain
level and therefore those to the right of a given plane in the
structure in Figure 25 remain ionized, whereas those at locations
with lower potential are refilled with electrons induced in the
oxide by the radiation. These electrons may come from the
ionization of the silicon oxide or they maybe ejected from the
silicon into the oxide by the radiation. Figure 25b illustrates
the situation at an intermediate time and when the situation shown
in Figure 25c is reached, the field is zero to the left of a given
plane and all of the traps are ionized to the right of this plane.
* A. S. Grove, presention at the Silicon Interface Specialists
Conference, Las Vegas, Nevada, November 15-16, 1965. Also see
reference 284.
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The location of this plane and therefore the number of ionized
traps depends on the applied voltage because the probability for
occupancy of a trap depends on the potential at the trap site.
For a given uniform trap density, the amount of charge contained
in traps can be shown to be proportional to the square root of
the voltage. (This situation is quite similar to that in which
the width of a depletion layer, at p-n junctions between one
region of high impurity density and one of relatively low homo-
geneous impurity density, is proportional to the square root of
_e _I_
.... _=u voltage. For a uniform impurity density, the charge
density per unit area is proportional to the square root of the
applied voltage.)
After the irradiation, the ionized traps remain positively
charged because the conduction band of the oxide is so far above
the Fermi level that there are practically no electrons available
to neutralize the traps. This radiation induced charge can be
annealed out by any means by which electrons can be provided to
neutralize the traps. Such means include an increase in
temperature or an exposure to ultraviolet light of sufficiently
short wavelength. An exposure to X- or gamma-radiation under a
negative or zero applied voltage anneals out some of the charge
induced during an irradiation under a positive voltage.
Kooi I14 showed that the channel current of n-channel MOS
transistors first increases and then decreases during a continuing
irradiation. The increase is believed to be due to the ionization
of donor traps in th_ n_ ,-'_ _-_'" _,i_h_r denslty of
electrons in the inversion layer. The decrease in the channel
current with further irradiation is believed to be due to the
formation, at the silicon surface, of states which trap carriers
and prevent them from contributing to the channel current. The
observation that these states are formed in wet oxides and not in
dry oxides leads him to believe that they already exist in the
silicon under dry oxides before the irradiation.
Kooi has also observed that ultraviolet light decreases the
charge more in the wet oxides than in dry oxides. This may be
because dry oxides have many more electron traps at the oxide-
silicon interface, and therefore fewer electrons can be injected
into the oxide from the silicon during the exposure to the
ultraviolet light.
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5.3 Results of Testinq the Radiation Resistance of MOS Devices
Capacitors fabricated by various techniques were irradiated in
a Co 60 source• Figures 26 through 36 show the results.
These figures show the following:
i. Vapor plated oxides degrade very similarly to thermally
grown oxides.
• The radiation resistance of MOS capacitors does not
depend on the silicon orientation•
• Oxides that are practically free of mobile ions degrade
similarly to those that contain mobile ions.
• The radiation resistance is independent of the silicon
conductivity type for a given applied voltage. However,
because an n-channel MOS transistor would be more likely
to be operated with a positive voltage on the gate it
would degrade more than a p-channel MOS transistor.
• Nickel diffusion of the silicon did not affect the
radiation resistance.
• Oxides that were thermally grown at i00_ C were more
resistant to radiation than were the oxides similarly
_Luwn a_ i20u _ c. _Tables B-I and B-2 in Appendix B
show oxide preparation temperatures for all groups•)
• Within each group of capacitors there is a positive
correlation between the amount of radiation-induced
charge and the charge in the oxide at the beginning of
the irradiation. That is, the devices which had the
highest initial charge density showed the greatest charge
density increase due to radiation.
. Increasing the dryness of oxides by the means described
in this report did not significantly affect the radiation
resistance of MOS capacitors•
Capacitors made with silicon nitride show much more resistance
to radiation than do those made with oxides. In some cases,
irradiation of nitride capacitors resulted in a decrease in the
net positive charge in the nitride layer. Stanley and Wegener 275
recently reported the superiority of silicon nitride over silicon
oxide in electron irradiation. Szedon et a1271 have recently
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reported that low energy electron irradiation induces much less
charge in the insulating layer of capacitors made with silicon
nitride than in those made with silicon oxide. They find that
the irradiation affects the charge density in the insulator layer
in a way that can be interpreted to be due to the trapping of
electrons.
Figures 37 to 44 show the effects of gamma radiation on the
threshold vnl_ge _-_ _- the transconductance of p-channel MOS
transistors.
I
i
I
i
These figures show the following:
l• The radiation induced degradation in threshold voltage
and in transconductance is very similar for thermally
grown oxides and for vapor plated oxides•
. The radiation induced degradation in threshold voltage
and in transconductance is independent of the silicon
orientation•
• Several Fairchild (FII00) p-channel MOSltransistors
showed a decrease in threshold voltage during
irradiation under a negative 12 V bias. There w_s a
significant amount of degradation in threshold voltage
during an irradiation under positive bias.
• p-channel MOS transistors, fabricated with a process
involving a phosphorus deposition followed by heat treat-
ment andsubsequent removal of most of the phosphorus
containing oxide, have exhibited a significantly higher
resistance to radiation (both for threshold voltage and
for the transconductance).
These transistors were fabricated on a related company
sponsored program. Introduction of the phosphorus into
these oxides was accomplished as follows. The oxide
was grown to a thickness of about 5000 A at 1200°C in a
sequence of dry 02 for 25 minutes, wet 02 for 30 minutes,
and dry 02 for 15 minutes. The oxide was removed from
the back of the wafer which was afterward electroless
nickel plated. Then a phosphorus deposition was made at
I08_C for 17 minutes from a POCI_ source. The sample
was heated at I080°C for 6 minute_ in wet 0_. It was
heated to 120_C for 20 minutes in dryZ02 followednext
by 20 minutes in dry N 2. The oxide was then etched back
to 1300 A in the gate region.
Considering the processing schedule, the amount of
phosphorus remaining in the oxide must have been small.
-78-
The effect of the phosphorus may have been to getter impurities
from the oxide.
The leakage current of the drain to substrate junction was
not affected by the irradiation dosages involved in this work.
We irradiated some p-channel MOS transistors and some MOS
capacitors on n-type silicon at -7_ C and at +95 °C. We found
no temperature dependence in the degradation of the threshold
voltage of the transistors or in the shift of the C-V curve for
the capacitors.
Figure 45 shows a measure of the rate at which transistors
can be annealed after an irradiation.
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Figure 45. Annealing of MOS transistors after gamma irradiation.
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. EFFECTS OF WATER ON OXIDE PROPERTIES
6.1 Introduction
Water has been shown to affect MOS device stability,thres-
hold voltage, radiation sensitivity I14 and the density of trapping
states I14. It is likely that water has been responsible for many
of the differences found in the experimental results reported by
various investigators. This section describes several experimental
efforts that were made during the program to establish more clearly
the conditions in which water is absorbed in oxides.
The equipment described in subsection 2.1 enabled us to prepare
thermal oxides with a substantially reduced water content. Such dry
oxides were exposed to room air under various conditions to determine
those in which water significantly affects the oxide properties.
6.2 Diffusion of Water Into the Oxide
In one experiment an oxide was grown thermally to a thickness
of 2000 _ on each of two halves of a 5 _-cm phosphorus doped silicon
wafer. One-half was the test sample, which was s1_bjected to a sequence
of exposures to room air, while the other half served as the control.
Measurements were taken in the form of capacitance-voltage curves
measured at a frequency of 140 kHz with a gold ball probe, after each
of the following drifting steps:
i. -30 V, 1 rain., 22°C, and
2. +30 V, 1 rain., 22°C.
The drift saturated in time intervals shorter than 1 minute and
the observed shifts of the C-V curves were reproducible. Figure 46
summarizes the experimental results. The variation in the inflection
voltage (first an increase and later a decrease) of the test sample
has not been explained. This data indicates that minute amounts of
water did not significantly affect the immobile or the mobile charge
density.
On the other hand, a change was observed in the state density in
the oxide. This state density can be qualitatively evaluated by an
examination of the steepness of the slope of the C-V curve in the
transition region. The explanation for this is:
-89-
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I Test i ControlSample Sample
i
TREATMENT
* See Figure 48
DESCRIPTION OF TREATMENT OF TEST AND CONTROL SAMPLES
Test Sample:
#1 Initial measurements.
#2 After l0 min. in room air.
#3 After 16 hr. in dry box.
#4 After 1 hr. in room air.
#5 After 19 hr. in room air.
#7 After 18 hr. in room air
and a subsequent bake at
300°C for 1 hr. in the
dry box.
#8 After a bake at 40_ C
#6 After 7 days in dry box. for 1 hr. in dry N 2.
#9 After a bake at 40_ C for 1 hr. in room air.
Control Sample: The control sample was kept in the dry N 2 at room
temperature and tested after most of the treatments in the test
sample sequence. The control sample was given the same temper-
ature treatments as the test sample, i.e., 300°C for 1 hr. in
treatment #7, and 400°C for 1 hr. in treatment #8.
Figure 46. Summary of C-V data from experiment to determine the
effects of exposure to room air.
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Trapping states are assumed to exist in the oxide
or at the oxide-silicon interface. The state of
occupancy of each of these traps depends on the
electrostatic potential at each of the trap sites.
This potential in turn depends on the applied
voltage. As the applied voltage is varied, the
occupancy of the traps changes. This changes the
density of charge in the oxide. If the charge density
of the oxide changes during the recording of the C-V
curve, the C-V curve will have a gradual slope in
the transition region.
Figure 47 shows C-V curves taken on two oxides with different
levels of water content. These curves were taken on unmetalized
oxides with a gold probe. Sample #115 was cooled in the modified
oxidation tube designed to minimize the moisture content, whereas
#116 was cooled at the end of the tube in the regular way. Sample
#115 is therefore a drier oxide. These curves illustrate that drier
oxides have higher trapping state densities. On this basis, one
can examine the shapes of the C-V curves taken An the experiment
conducted to determine the effect of room air on oxides (i.e.,
the curves from which Figure 46 was prepared). Figure 48 presents
tracings of C-V curves taken at the beginning of the experiment,
and just before and just after the bakes at 300°C for 1 hour in
dry ni_ng_n _n_ _+ _nn°C for ! _ .... " ...... "-. .....
..................... _ _** _v,, =J._ Th_ t_acings
clearly show that the curve shapes did not change significantly
during the sequence of treatments until the bakes at 300°C and
400°C. This indicates that moisture does not diffuse into the
oxide at room temperature in room air for a period of time up to
40 hours, and that moisture does diffuse into the oxide at 400°C
in room air. This agrees with the observation of Kooi I14 that
treatments in wet ambients at 450°C decrease the number of surface
states.
The observations described above indicate that the diffusion
of water in oxides on silicon is similar to that reported by
Moulson and Roberts 157 for water in silica glass. They studied
the diffusion coefficient for the entry of infrared absorbing
centers in silica glass heated in water vapor between 600 and
1200°C. They found that this diffusion coefficient obeys the
equation
D = 1.0 x l0 -6 exp (-18300/RT) cm2/sec.
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Figure 47. C-V curves taken on two oxides with different
levels of water content.
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These C-V curves are tracings of those curves
marked with an asterisk (*) in Figure 46.
As in Figure 46,
1 shows the initial C-V characteristics,
shows the C-V characteristics after
steps 1 through 7 given in Figure 46,
8 shows the C-V characteristics after
an additional bake at 400°C for 1 hour
in dry N2, and
9 shows the C-V characteristics after
an additional bake at 400°C for 1 hour
in room air.
. i
Figure 48.
i
Effect of 400°C bake for i hour
in dry N 2 and[in room a_r.
VOLTAGE (volts)
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If we assume this equation to hold at lower temperatures
and that the diffusing species is the same as that with which
we are concerned, we can calculate diffusion coefficients to be
D27°C = 5.1 x 10-20 cm2/sec.,
D300°C = 1.2 x 10-13 cm2/sec., and
D400°C = i.i x i0-12 cm2/sec.
The diffusion lengths calculated from the equation
for a diffusion time of 24 hours are
L27°C = 6.6 _,
L300°C = 10100 _, and
L400°C = 30800 _.
Clearly, these values are consistent with our experimental observa-
tions that although diffusion does not seem to be important at room
temperature, it is important at 400°C.
6.3 Increa:_e in Immobile Charqe Density Due to
Heat Treatments in Wet Ambients
It was shown that the presence of water at high temperatures,
i.e., greater than 400°C, can cause a large increase in immobile
charge density. This was first observed as part of a series of
experiments designed to determine the effects of high temperature
baking and of variations in the post-bake cooling rate. Data taken
in this effort is given in Tables 7, 8, and 9. The voltages are
the voltages at the point of inflection of the C-V curve. The
results of other experiments show that the increases in charge
density indicated in Tables 7, 8, and 9 depend on the absorption
of water from room air that had back-flowed into the oxidation
furnace at the end in which the oxides were being cooled.
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TABLE 7
EFFECTS OF POST-OXIDATION BAKE AND COOLING RATE (n-Type Si)
step
i.
2.
3.
4.
5.
6.
Treatment
Transition
Voltaqe (volts)
3000 A oxide, bake 24 hours in N 2 at 1200 ° C,
fast removal from furnace.
Return to furnace and remove slowly over a
1-hour period.
Return to furnace, fast removal from furnace;
repeat three times.
Return to furnace, slow removal over a 2-hour
period.
Return to furnace, bake 15 hours in N 2 at 35 - 40
1200°C; slow removal over a 2-hour period.
Return to furnace, bake 15 minutes in 0_ at 6.4-7.2
1200 ° C; fast removal from furnace.
12 - 17
31 - 32
6.4-7.8
8.0-i0.6
TABLE 8
EFFECTS OF POST-OXIDATION BAKE AND COOLING RATE (p-Type Si)
Step Treatment
Transition
Voltaqe (volts)
m
Regular Planar II oxide, 3000 A, fast removal
from furnace.
Return to furnace, remove slowly over 1-1/2-
hour period.
6 - 8
8.2-9.4
"i. Regular Planar II oxide, 3000 A, 24 hours in 36 - 45
N_ at 1200°C, remove slowly over a 1-hour
period.
2. Return to furnace, remove quickly; repeat 22.4-32.8
three times.
3. Return to furnace, remove slowly over 1-1/2- 23.2-28.8
hour period.
TABLE 9
EFFECTS OF POST-OXIDATION BAA_ iN iq2 AND He (n-Type Si)
step
1.
2.
3.
4.
5.
6.
Treatment
Initial.
After 2 hours in tank helium at 1200°C.
After 2 hours in nitrogen at 1200°C.
Transition
Voltaqe (volts)
&.O - 6.8
11.6 - ll.7
34 - 39
After 16-1/2 hours in tank helium at 1200°C. 8.4 - 8.8
After 1 hour in dry helium* at 1200°C. i1.8 - 15.4
After 4 hours in dry helium at 1200°C. 8.8 - 9.0
Dry helium is tank helium run through a liquid nitrogen-
cooled cold trap filled with Molecular Sieve.
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Two oxide samples (#117 and #118) were prepared by thermal
oxidation in dry 02 at 1200°C followed by a 16 hour bake in dry
N2 at 1200°C after which they were removed from the furnace
through the gas inlet end of the tube so they were very dry.
The oxides were evaluated in the unmetalized state with the gold
ball probe. Sample #i17 had an initial inflection voltage of 4 to
5 V, a value which is fairly typical for 2000 _ thick thermally
grown oxides on <iii> silicon. This sample was baked at 12000C
in dry 02 for 15 minutes and then removed through the gas outlet
end of the tube where room air moisture was present. Afte_ this
treatment the inflection voltage was 16 to 17 V. The bake for
15 minutes in dry 02 at 1200°C was repeated but this time the
sample was removed slowly over a 1-hour period. The inflection
voltage was 17 to 18 V. The sample was again put into the 1200°C,
dry 02 for 15 minutes and then removed through the gas inlet end
of the tube. This reduced the inflection voltage to about 8 to
9 V indicating that some of the water could still be removed in
a 1200°C bake in dry 02.
Another oxide (#118) was similarly prepared except t_hat after
the 16-hour bake in N 2 it was slowly cooled over a 1-hour period
in the gas inlet (dry) end of the tube. This oxide sample exhibited
initial inflection voltages of 2 to 4 V. After a 15-minute bake at
1200°C in dry 02, and a slow cool (1-1/2 hours) through the gas
outlet end of the tube, the Jnf1_on ,,_i_ ........ 8 to 14 V. _nis
oxide was subsequently baked at 1200°C for i0 minutes in dry 02 and
slowly cooled in the gas inlet end of the tube. In this case, the
inflection voltage increased to 16 to 17 V.
These results show that the immobile charge density in an
oxide can be increased by a bake at high temperatures in the
presence of water. Apparently this is reversible in some cases
but not in all cases.
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6.4 Effect of Heat Treatment at 300°C on
Immobile Charqe Density.is Independent of Water Content
In Figure 23 we show that the immobile charge density is
decreased by baking the oxidized silicon at 300°C _or one hour.
This decrease in immobile charge density occurs in very dry
oxides that are baked in dry N 2 for one hour, showing that this
effect is not related to the presence of water.
I
i
i
i
I
6.5 Experiment with Tritiated Water
As the importance of water became more apparent, consideration
was given to the possibility of using tritiated water for exploring
in detail the effects of water on the properties of oxides. Dr.
S.S. Choi of the Philco Radiochemistry Laboratory calculated that
tritiated water can be used to detect approximately 1.5 x 1013 water
molecules per cm 2, either by counting or by autoradiographic tech-
niques. An apparatus was constructed which permits the exposure of
dry oxides to controlled pressure levels of tritiated water vapor at
various oxide temperatures for long periods of time. The samples
are heated by means of a radiant heater. The pressure of the tritiated
water vapor was controlled by controlling the temperatures (below room
temperature) of the liquid tritiated water°
Oxides were prepared to be very dry by means of the modified
oxidation tube described in subsection 2.1. These oxides were then
exposed to tritiated water vapor (i0 curies/ml) at vapor pressures of
approximately i0 mm of Hg at various temperatures from 300 to 600°C
for time periods of the order of hours.
On some of these samples, with tritium-containing oxides on
both sides, an aluminum metalization layer was evaporated on one
side. The samples were heated in dry nitrogen at 400°C for 30
minute:_, and then metal was removed by etching. The tritium count
was then taken on each side of the sample as a function of the oxide
thickness as the oxide was etched away in a sequence of etching steps.
No difference was found in the profile of the tritium on the two
sides of this sample. This indicates that any reaction involving
aluminum, the oxide and the silicon does not significantly influence
the distribution of the tritiated water in the oxide.
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On other samples, both faces of the oxidized wafer were
metalized. A voltage of 22.5 V was applied between the metal faces
at a temperature of 350°C for 20 minutes. The sample was then
cooled under bias. The metal was then etched away and the
tritium distribution was profiled by counting between etching
steps in which successive layers of oxide were removed. The
profiles were found to be symmetrical on the two sides of the
wafer, indicating that the applied field at the elevated
temperature did not affect the tritium distribution.
We also produced a metalized capacitor pattern on wafers
with tritium-containing oxides. These capacitors were heated to
350°C for 20 minutes with some having +30 V applied to the metal
and others having -30 V applied to the metal. The metalization
was then etched away and autoradiographs were prepared. These
autoradiographs show the metalization pattern but do not show any
effect of the applied bias. We interpret this to mean that a
significant amount of tritiated water diffused out of the oxide
from regions not covered by metal. The observation that the
applied bias had no influence on the distribution of tritium
indicates that very little of the tritium is ionized.
Others have done Similar work with tritium15,265, 267. They
also find that applied voltages do not significantly influence
_hetritium distribution. Burkhardt 265 recently reported that
oxides prepared in tritiated steam could subsequently be baked
in dry oxygen at __he oxidation temperature to remove all traces
of tritium.
6.6 Preparation of Oxides With an Optimum Water Content
Our work has shown that the absorption of a small amount of
water substantially reduces the density of trapping states in
thermally grown oxides. Our best thermally grown oxides were
obtained in a 2-1/2" diameter oxidation tube with a flow rate of
2 ft3/hr of dry (<15 ppm water) oxygen. After the oxidation we
pull the sample to within 3" of the end of the tube in 2 seconds.
The sample is taken from the tube about 5 seconds later.
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7. CONCLUSIONS AND RECOMMENDATIONS
7.1 Conclusions
MOS transistors are well suited for complex high density
circuitry in electronic systems for space applications. This
twelve-month program combined experimental investigations and
a search of the available pertinent literature to develop a better
understanding of the causes of instability, high threshold
voltage and the radiation sensitivity of MOS transistors and to
develop improved MOS transistors.
7.1.1 Instability
During this program all of the known types of instability
were studied and the causes were largely delineated. The results
of this effort should make it possible to devise methods to
prevent unstable devices from being used in space applications.
i. During this program, published information appeared that
shows that sodium contamination is a chief cause of the instability
observed in MOS devices at elevated temperatures. Radiochemical
techniques show. that a phosphorus glass layer getters sodium from
the oxide layer. If the phosphorus glass layer is too thick it can
cause an instability due to its own polarizability.
2. Our experimental work has shown that practical device-
fabrication techniques which were designed to minimize the sodium
contamination in the oxide layer can be used to prepare oxides
having alkali ion densities below 5 x 1010 cm -2.
3. Another type of mobile ion instability is observed at
room temperature especially after an MOS structure has been heated
under a positive bias. This type of instability was observed at
various times during the past several years but was considered to
be of lesser importance than that due to sodium. This type of
instability has also been reported in the literature and appears
to be dependent on some unknown factor in each particular
processing environment. The amount of this type of instability
was found to be lower in samples made later in the program but
the reason for the decrease could not be identified. Probably
some unknown material in minute quantities plays a catalytic role
in the interaction involving the oxide, the aluminum, alkali
atoms, and water or hydrogen. This instability has been found
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to be increased by a heat treatment of the metalized oxide. The
level of instability is often increased by etching and rinsing
of the oxide before the metalization. We have shown a
capability to fabricate MOS devices having a density of this
type of ions below 1010 cm -2 .
4. Slow traps cause an instability opposite in polarity to
that due to mobile ions. This type of instability is not very
troublesome in thermally grown oxides. Vapor plated oxides have
slightly more slow traps than do thermally grown oxides. Our
vapor plated silicon nitrides have many more traps than do our
oxides.
5. Mobile charge and slow trapping coexist in the same
sample. Feasibility has been shown for a technique in which
C-V measurements, taken on an oxide after drift treatments at
differing bias voltage levels and temperatures, are compared to
at least partially separate the effects of mobile charge and
trapping.
6. Surface ions are another source of instability, especially
when the package is not hermetic. This was demonstrated in the
experimental part of this program.
7. It appears to be impractical to stabilize oxides by
drifting ions to the oxide surface and to remove them by etching
away a thin layer of oxide, The sodium atoms in an oxide are not
all ionized and apparently even if all of the ionized sodium
atoms are removed more of the unionized atoms subsequently become
ionized.
7.1.2 Threshold Voltage
The speed of MOS transistors can be increased and the required
operating power can be decreased if the threshold voltage is reduced.
The threshold voltage can be reduced by decreasing the immobile
charge density in the oxide. The threshold voltage is also affected
by traps at the oxide-silicon interface because these traps
immobilize carriers. Alternatively, one might utilize the
capability to reduce the immobile charge density to fabricate
transistors with a given threshold voltage but with thicker
oxides to increase the oxide breakdown strength. Transistors
having a higher breakdown strength are less likely to be damaged
by accumulated static charge during routine handling of the
devices.
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8. A number of techniques were experimentally developed on
this program by which oxide layers were fabricated having lower
densities of immobile charge. It was shown that the immobile
charge density in either thermally grown or vapor plated oxides
is strongly dependent on the crystalline orientation of the
silicon. Vapor plated oxides, made with CO2, have substantially
lower immobile charge densities than do thermally grown oxides
on silicon having the same crystalline orientation. A reduction
in the temperature (from 1200QC to 1000°C) used for thermally
oxidizing silicon yields a lower immobile charge density. A
treatment involving an electroless nickel plating on the back
of the oxidized wafer and a subsequent heat treatment significantly
reduces the immobile charge density. A heat treatment at 300°C
for 1 hour reduces the immobile charge density in thermally
grown oxides.
9. On the other hand, another process (using SiH 4 + 02) for
vapor plating oxides did not yield lower immobile charge densities.
Oxides grown thermally at 1200°C in diluted oxygen had a higher
immobile charge density than oxides grown in pure oxygen. A
phosphorus-doped vapor plated oxide had a higher immobile charge
density than similar vapor plated oxides without phosphorus
doping. Heat treatments at higher temperatures (400 to 1200 ° C)
in moisture4...._ v_--hydrogen-containing ambients increase the immobile
ion density.
i0. It is feasible to make p-channel MOS transistors that
have lower threshold voltages by using silicon wafers cut on the
<I00) planes instead of on the <lll> planes. The trap density
is not adversely affected by this change.
ii. Efforts to build p-channel MOS transistors with vapor
plated oxides yielded devices having relatively high threshold
voltages. These devices had a higher immobile charge density
than that we found in vapor plated oxides in capacitor structures.
The threshold voltages of these devices were also influenced by
trapping. Our finding that vapor plated oxides can be made to have
low immobile charge densities in capacitor structures and the
finding recently reported in the literature that such vapor plated
oxides have low trapping densities give us cause for optimism
that further work will show that vapor plated oxides can be Used
to build MOS transistors with lower threshold voltages.
7.1.3 Radiation Resistance
The advantages of MOS transistors can be most fully utilized
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when means are found for improving their resistance to radiation
in non-optimum space environments.
12. The most sensitive effect of gamma radiation on MOS
transistors is an increase in the threshold voltage due to the
ionization of traps in the oxide. The transconductance is
decreased somewhat because of either the formation or the
activation of carrier immobilizing traps. The leakage currents
are hardly affected by i_radiation doses that cause the changes
in the threshold voltage and transconductance.
13. In our experimental work we found several groups of MOS
devices that were relatively resistant to radiation. A group of
p-channel MOS transistors, which had a phosphorus deposition, a
heat treatment and a subsequent partial removal of the oxide,
was more resistant to radiation under either a positive or a
negative bias. Another group of p-channel MOS transistors, made
by another manufacturer, showed a radiation-induced reduction
in threshold voltage during an irradiation with a negative gate
bias. Data indicate that oxides that are thermally grown at 1000°C
exhibit more resistance to radiation than similar oxides grown
at 1200°C. Devices made with sillcon nitride are substantially
more resistant to radiation than those made with oxides. The
reasons for these differences are not yet understood.
14. There appears to be no differenc_ in radiation resistance
between thermally grown oxides and vapor plated oxides, and
between oxides grown on <111> and (i00> oriented silicon. The
radiation resistance does not depend on the mobile ion content in
the devices, on a nickel treatment, on the dryness of the oxide
or on the ambient temperature during the irradiation.
15. The radiation resistance does not differ for capacitors
made on n- or p-type silicon when they are irradiated at the same
applied voltage. However, since the applied gate voltage on
n-channel MOS transistors is more likely to be positive than it is
on a p-channel MOS transistor, one should expect p-channel
transistors to be more resistant to radiation.
16. A physical model exists that permits one to explain the
observed effects of radiation OhM IS (metal-insulator-silicon)
devices, particularly the observation that devices degrade much
more rapidly during ah irradiation under a positive voltage than
under a negative voltage.
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7.1.4 Other Considerations
The value of the information collected in this program extends
beyond the field of MOS devices to such areas as bipolar devices
and circuitry, devices using insulating layers other than oxides,
and to the behavior of water in thin oxide layers.
17 The literature review l_t"Int'_11_"1_'_f'_ _111t'411g{'_I_ 1_Vt'_11_:1111
provides a good basis for further work in the MIS field.
18. MOS studies have provided an improved understanding of
carrier trapping and generation-recombinatlon at the silicon
surface. This understanding along with the MOS analytical
techniques for measuring the silicon surface properties will be
valuable in the development of bipolar devices for operation at
very low operating power levels.
19. The understanding of the causes and effects of immobile
and mobile charge, of the various types of trapping and of the
effects of radiation in MOS devices can be extended to improve
both MOS and bipolar microcircuits. MOS analytical techniques
and the understanding of metal, insulator and silicon surfaces
and interfaces made possible by the development of MOS devices
will be of great value in efforts to improve the reliability,
the stability and the performance of all types of microcircuits.
20. Water was not absorbed in significant amounts by the
oxides studied at temperatures below approximately 30_C. This
indicates that the diffusion constant in these oxides is similar
to that in fused silica. Above this temperature, trace levels
of water very strongly alter the density of states. Water has
not been found to significantly affect the immobile, or mobile
charge density. Tritium tracer experiments indicate that very
little of the tritium in the oxide is in ionized form. To obtain
the optimum combination of a low immobile charge density and a low
density of trapping states we found it necessary to prepare our
thermally grown oxides in dry oxygen (<15 ppm water) and then to
cool the sample at the gas outlet end of the oxidation tube so
that a small controlled amount of water was absorbed by the oxide
from the room air.
7.2 Recommendations
Future work should be aimed at translating the information
accumulated in this program into practical devices having
improved capabilities for use in space hardware.
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i. We recommend that the techniques by which the immobile
charge density can be reduced be used to build transistors with
thicker gate oxides to increase the breakdown voltage of the
gate oxides, and thereby to reduce the probability that theae
oxides are damaged by static charge during handling of the
devices.
2. The reproducibility of lower transistor threshold
voltages should be evaluated, since their utility depends on
their reproducibility.
3. Additional evaluatlon should be made of the feasibility
of building MOS transistors with lower threshold voltages by
means of the techniques that were shown to yield lower immobile
charge densities in MOS capacitor structures.
4. We recommend that the effectiveness of the process
involving a phosphorus deposition, a heat treatment and subsequent
partial oxide removal for reducing the effects of radiation on
MOS transistors be evaluated further.
5. The observation that some transistors improve during
an irradiation with a negative bias calls for further study.
6. A research effort should be undertaken to establish
more clearly the causes of various kinds of states, and to
separate and characterize the various kinds of states that are
now known to affect MOS transistor threshold voltage and
transconductance, bipolar diode reverse current, and bipolar
transistor current gain.
7. We recommend that MOS techniques be used to analyze
problems in both bipolar and MOS microcircuitry and that the
treatments for controlling the surface potential and state
densities be used to improve microcircuit performance and
stability.
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APPENDIX A
LITERATURE REVIEW AND CORRELATION OF PUBLISHED INFORMATION
Introduction
The growth and development of the semiconductor device
industry has been strongly dependent on the understanding of semi-
conductor surface properties. The development of device designs
r and processing techniques that best use or reduce the effects of
these properties has played a major role in the history of
I semiconductor devices.Early Field Effect Transistors
In 1948, Shockley and Pearson 203 fabricated a structure with
a thin insulating sheet between a germanium sample and an
l evaporated metal film. They measured the change in conductance of
I the germanium as a funution of the voltage applied to the metal.
They found that only approximately 10% of the charge induced in
I the germanium was mobile. They postulated that the rest resided
in bound states on the germanium surface.In 1952, Shockley 204 devised the unipolar fleld-effect
I transistor in which he isolated the channel, which controlled theA-1
conductance, from the carrier-immobilizing surface states by means
of depletion layers formed at the surfaces. However, this device
had the disadvantage that it could only be operated in the deple-
tion mode. At about the same time, the invention of the bipolar
transistor (a device in which the active regionwas located within
the semiconductor so that surface properties were less important)
overshadowed the work on field effect transistors.
Passivation of Bipolar Transistors
During the 1950's, large numbers of germanium transistors
were produced in which acceptable surface properties were achieved
by empirically developed processing techniques. To protect these
transistors from severe surface problems, they were packaged in
hermetically sealed packages containing verycarefully controlled
ambients.
In 1959, Atalla et al.6, 7 studied the silicon-silicon dioxide
system where the oxide was produced by thermal oxidation, and
found that such an oxide produced stable and reproducible surface
properties. Combining this knowledge with an earlier finding 54
that SiO 2 can be used as a diffusion mask to form device struc-
tures, planar silicon transistors and diodes were invented84.
These planar devices were found to have improved electrical
characteristics in those parameters (or at those operating points)
A-2
for which the surface effects (at the edge of the junction where
the junction meets the surface) were significant. Such improved
parameters include ICBO, noise figure, and hFE at low currents.
However, even though oxides make the silicon much more
insensitive to the ambient gas, ionic drift in the fringing
electric field at the periphery of the Junctions induces changes
in the distribution of the surface potential and thereby causes
/
the electrical characteristics to drift 6.
I
I
I
Metal-Oxide-Silicon Devices
In 1960, Kahng and Atalla I04 proposed a silicon structure in
which an insulated gate was used to induce conduction between two
diodes. The theory of this device was developed by lhantola 98 in
1961. In 1962, Hofstein and Heimann74, 85 described a metal-oxide-
semiconductor, or MOS, field-effect transistor with an insulated
gate on single-crystal silicon. The improvements in surface
characteristics made possible by oxide passivation made it pos-
sible to build these field effect devices so that the trapping of
charge was relatively less important. These insulated gate
devices have the desirable feature that, unlike the junction uni-
polar field effect transistor, they can be operated in either the
enhancement or the depletion mode. Many papers 232-234 have
appeared, describing a variety of useful applications for this
device and noting its advantages:
An 3
l.
2.
3.
4.
Very high input impedance,
Functions with signals of either polarity,
Low noise level at high frequencies,
Simplifies circuit design,
5. Relatively insensitive to temperature,
6. No carrier storage,
7. No offset voltage,
8. Ease of fabrication,
9. Larger packing densities, possible because no
isolation is necessary between components and
because MOS transistors can be used as resistors.
it was originally predicted232,233 that field effect
transistors, being majority carrier devices, would tolerate radia-
tion up to a level where there is a change in the mobility or in
the density of donor or acceptor centers, that is, up to a level
about ten times the dose at which lifetime degradation begins. On
this basis, field effect transistors were expected to tolerate a
radiation dose approximately ten times greater than bipolar trans-
istors of comparable dimensions. However, it has since been
shown12, 93, 94,116,188, 217, 222 that the effect of radiation on the
oxide layer begins at a level well below that which directly
affects the silicon. For this reason, MOS devices are sensitive
to much smaller doses of radiation than are bipolar devices.
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The oxide and oxide-silicon interface properties play a very
important role in determining MOS device performance, stability,
and reliability. Because the oxide between the gate electrode and
the channel is very thin (only I000 to 2000 _), even a small
applied voltage sets up a strong electric field, which causes
motion of ions in the oxide and produces undesirable effects on
the device characteristics. For example, only four volts applied
to the gate of a i000-_ thick oxide produces an electric field of
105 V/cm. This high field drifts any mobile ions in the oxide,
especially at higher temperatures. Since the oxide layer is so
thin, ions can very quickly drift from one face of the layer to
the other. This changing distribution of charge in the oxide
induces undesirable drift in the electrical parameters of the
dev ice.
A further problem arises because even if the charge in the
oxide is immobile, and does not cause drift in the device charac-
teristics, it causes a transistor to have a threshold voltage
level different from that desired by the circuit designer. This
level of threshold voltage results from the fact that immobile
charge in the oxide affects the surface potential of the silicon.
This undesirable charge causes a p-channel MOS transistor to
require a higher voltage than desirable to induce channel conduc-
tance, and causes an n-channel device to conduct even at zero
gate-to-source voltage.
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The presence of trapping or recombination centers along the
oxide-silicon interface also plays an important role in determin-
ing the electrical characteristics of MOS devices. Trapped charge
is immobilized and does not contribute to channel current, and
therefore trapping reduces channel conductance and transistor
transconductance. The transistor threshold voltage, that gate
voltage which brings the channel to the threshold of conduction,
is, therefore, increased by trapping.
The presence of recombination centers provides a source of
leakage current at the drain-substrate diode. In bipolar devices,
recombination centers are a source of junction leakage current,
and they reduce beta due to recombination of carriers in the base
region.
I
I
I
I
I
I
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Literature Describinq Surface-Related Physical Principles of MOS
Devices
MOS device descriptions and design equations have been
presented by a number of authors, including those of references
22, 50, 76, 82, 85, 98, 99, 139, 156, 162, 195, 225, and 233.
The physics of MOS devices has been well presented in many
papers (references 22, 50, 76, 82, 85, 98, 99, 139, 156, 162, 195,
225, 233 and 261).
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These papers give extensive coverage to the theory of MOS
device operation, including the dependence of transistor transcon-
ductance on geometry, the frequency dependence of the capacitance
on the transconductance, and the basic dependence of the capaci-
tance on conductance of the layer in the silicon near the surface
on the applied voltage or on charge in the oxide. It is this last
area with which this program is concerned, and because of its
importance, the review of the effects of applied voltage and oxide
charge has been placed in the introduction to this final report.
Fabrication of MOS Devices
I
I
I
I
I
I
I
On the basis of published information relating to the
fabrication of MOS structures, the following outline gives the
typical important processing steps involved.
i,
.
3.
Prepare silicon wafer for oxidation by a series
of cleaning and etching operations.
O
Oxidize the wafer to a thickness of about 6000 A.
Photolithographically cut openings in the oxide
to delineate the mask pattern in preparation for
diffusion of the source and drain regions.
Diffuse the source and drain regions.
Remove oxide from the back of the silicon_
nickel plate and heat so that the nickel
getters I00 metallic impurities from the silicon.
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So
Photolit/,ographically reduce the oxide thickness
for the gate region and cut openings for the con-
tacts to the source and drain regions.
Deposit the contact metal (usually aluminum)
layer and etch (again using photolithographic
processes) the layer to form the electrodes for
the source, gate, and drain regions.
Heat treat the processed wafer to reduce the
resistance at the electrode contacts.
Scribe the wafer, bond the chips to headers, bond
device terminals to package terminals, and seal
packages in a controlled ambient.
Due to the sensitivity of the device parameters to minute
differences in the condition of the oxide, those processes which
affect the oxide condition are the most critical steps in the
fabrication sequence.
Oxidation Processes
Thermal Oxidation. In 1957, Frosch and Derick 54 found that
silicon surface can be oxidized to form a mask for the diffusion
steps which form the various regions of a transistor structure.
Atalla et alY demonstrated that the oxide passivates the surface,
making the underlying device comparatively insensitive to the
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ambient gas, and thereby stabilizes the electrical parameters of
the device. At the 1960 Electron Devices Meeting, Hoerni 84 showed
how the masking and passivating properties could be combined to
make planar transistors and diodes.
Ligenza and Spitzer 130 studied the mechanisms involved in the
thermal oxidation of silicon by preparing oxides using combina-
tions of 016 and 018 isotopes. By measuring the infrared trans-
mission through these oxides as a function of oxide layer
thickness as the oxide layer was etched away, they were able to
determine that the diffusing species during oxidation is oxygen.
They noted that an oxygen exchange occurred during the oxidation
process at a rate at least as fast as the rate of growth. They
inferred that the actual oxidation and the rate limiting process
take place at the silicon-oxide interface. Pliskin and Gnal1177
used a selective etch technique that also showed that the oxida-
tion takes place at the silicon interface.
Jorgenson 103 applied an electric field across the oxide
during oxidation and showed that the dependence of the oxidation
rate on the field strength and polarity is such as to indicate
that oxygen ions are the predominant species diffusing through a
growing oxide film. Goetzberger60,62 recently showed that oxida-
tion in an electric field can reduce the densities of charge in
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oxides prepared by thermal oxidation in steam or wet oxygen. No
influence of the field was found on the effective charge density
in thermal oxides formed in dry oxygen. Schmidt 200 prepared
sodium-free oxides that contain less than I0 II mobile charges per
cm 2, as tested in steam at 300°C for 26 hours with a field of
10 6 V/cm, with the silicon biased negative.
Deal 31 studied the oxidation of silicon in dry oxygen, wet
oxygen, and steam. Lukes and Schmidt 142 investigated the
oxidation of silicon in dry oxygen. Fuller and Streiter 57
reported on similar work which substantiates the oxidation growth
rates reported by Deal. Ligenza 132 studied the oxidation of
silicon by high pressure steam (25 to 600 atmospheres). Lieberman
et al. 129 studied the effects of water vapor pressure on the rate
of thermal oxidation of silicon. Deal and Sklar 30 studied the
oxidation of heavily doped silicon.
A good review articleon the formation and properties of
oxides on silicon was prepared by Donovan 33. He discusses the
kinetics of various oxidizing reactions and the results from
typical experimental systems. He also describes several models
for the accumulation of electrons near the surface of oxidized
silicon.
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Vapor Plated Oxides. Oxides have been vapor plated on silicon by
several techniques. Jordan I01 and Klerer I09 reported techniques
for thermally decomposing organo-oxy-silanes or alkoxysilanes to
vapor plate Si02. Steinmayer and Bloem 218 developed a Useful
technique by which they successively vapor plated silicon and
silicon dioxide in the same reaction chamber. Tung and Caffrey 230
discussed the deposition of oxide on silicon by the reaction of a
metal halide with amixture of hydrogen and carbon dioxide.
MacKenna et a1143 used a similar reaction with SiCl 4 and C02.
Peterson et a1175 reported on vapor plating done at 200 to 400°C
to form oxides for passivating semiconductor surfaces. A combina-
tion of vapor plated and therm_a!!y gr__w.n oxides has been used 257
in forming bipolar transistors to improve the oxide masking pro-
cess during the emitter diffusion and thereby improve the base-
collector junctions. Further information on vapor plating can be
found in 'Vapor Plating" by Powel et ai186.
Other Oxidation Processes. A number of other processes have been
studied for forming oxides on silicon which at the time of this
writing have not found favor with the producers of MOS devices.
Ligenza 133 has oxidized silicon in an oxygen gas plasma excited by
a microwave generator.
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Pliskin and Lehman176 studied pyrolytically deposited films
because of their lower deposition temperature. Such an oxide
deposition leaves the silicon surface undisturbed. These con-
siderations are important when there is concern about the changes
that may take place in the silicon during oxidation. They
developed a technique for densifying pyrolytically deposited films
to improve their effectiveness as passivation layers and diffusion
masks.
Valletta et a1231, and Fuller and Baird 56 formed films by
reactively sputtering a silicon cathode in oxygen. Ligenza and
Povilonis 134 sputtered silicon through an oxygen plasma to form
silica layers on silicon at substrate temperatures down to 25°C.
Schmidt and Owen 197 used a wet anodic process to form oxides
at room temperature. Duffek et a139, 40 anodically oxidized sili-
con in ethylene glycol solutions. Dreiner 37 compared the dielec-
tric properties, leakage currents and etch rates of anodically
and thermally grown oxides prepared for MOS structures.
Tokuyama 227 formed a two-layer oxide in which the outer layer
consisted of a mixture of PbO and Si02.
Alt et al 3 deposited silicon oxide at room temperature by
decomposing an organo-silicon compound in a low energy gaseous
atmosphere created by electron bombardment.
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Pliskinl80 deposited Si02 using a technique in which he
evaporated the Si02 with an electron gun.
Other Insulation LaTer Possibilities
Silicon _.4A^ _ ...... _---_ .... tl
alternative material to the oxide in metal-insulator-silicon
devices.
by Barnes and Geesner I0. Hu 92
properties of silicon nitride.
The dielectric properties of silicon nitride were studied
investigated a wide range of physical
Fa et a146 used silicon nitride for
properties of silicon nitride as a diffusion mask for silicon dif-
fusants, and Doo and Jones 36 discussed its use for isolation layers
in integrated microcircuits. Tombs et a1228, 229 have used silicon
nitride for the insulation layer in insulated gate field-effect
silicon transistors. References 144 and 248 are further evidence of
recent attention given to silicon nitride.
Techniques for Evaluation of O_ides
Various experimental techniques have been used to evaluate andi
study the properties of oxides that are described in the literature.
Some of these are discussed below.
Capacitance-Voltaqe Relationship. One of the most useful techniques
for studying the properties of oxides involves the measurement of
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the isolation layer in microcircuits. Doo 35 presented data on the
the capacitance of MOS capacitors as a function of such variables
as the applied d-c voltage, the measurement frequency, or the
temperature.
Terman225 and Lehovec et al.123 measured the capacitance of
MOS capacitors as a function of the applied d-c voltage and the
measurement frequency. They made an effort to locate allowed
energy levels in the energy gap and to evaluate the associated
time constants.
Grove, Snow, Deal and Sah28,67,69, 70 published a number of
papers that demonstrate how C-V characteristics may be used to
study a wide variety of oxide-related properties, including the
_ ..... =- U-,e redis tribu-
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tion of dopant atoms in silicon during thermal oxidation, and the
effects of charge in the oxide on the electrical characteristics
of p-n junction diodes that intercept the silicon surface under
the oxide.
Dunavan and Lawrence 41 tested oxides before metalization by
using a gold ball probe as a temporary metal electrode on the
oxide.
Lehovec and Slobodsk0Y 124 calculated the dependence of the
impedance of MOS capacitors on bias voltage, frequency, and sub-
strate resistivity for a semiconductor free of surface states.
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Sprague et a1215 studied oxide properties in MOS capacitors
with the emphasis on the properties desired for good capacitors --
permittivity and loss tangent.
Zaininger and Warfield 252 recently discussed the limitations
of the MOS capacitance method for the determination of semicon-
ductor device properties.
Lehovec et al% 25 used a capacitor with a large circumference-
to-area ratio to study the migration of charges in the region
surrounding the metal electrode of an MOS capacitor.
Heiman et a175 and Clark26 discussed ways to determine the
conductivity type of the silicon in MOS devices.
i
i
i
I
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Conductance Measurements. Hofstein 88 showed that the measurement
of channel d-c conductance of an MOS transistor has an advantage
over capacitance measurements in that faster response times can
be measured.
Goetzberger 61 developed a technique using a ring-dot
structure that permits measurement of the conductance of inversion
layers under oxides which have not been subjected to the dif-
fusions necessary for a MOS transistor structure.
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Other Measurements . Shockley et a1205'206 used surface potential
measurements to study charge motion over the surface of the oxide.
Yamin 245 investigated the d-c current properties of oxides.
Such measurements permit the study of various kinds oP _]_c_vn-
lytic effects, charge storage, and rectification at boundaries.
Green and Nathanson 64 used a scanning electron microscope
co observe inversion layers under insulated gate electrodes.
Pliskin and Lehman 179 evaluated structural differences,
density, porosity, refractive index, and passivation efficiency
by means of infrared absorption spectroscopy, preferential etch
procedures, and a technique known as VAMFO (Variable Angle Mono-
chromatic Fringe Observation) 178.
Infrared transmission measurements can be used I to determine
the presence of "water" in the form of OH groups in fused silicon.
Rosier 194 made a special diode structure to measure the
surface recombination velocity beneath an oxide as a function of
the voltage applied to a metal electrode on the oxide.
Grove and Fitzgerald 70 introduced sodium ions into the oxide
covering a p-n junction to create higher fields. This enabled
them to show that anomalous channel currents are due to a break-
down mechanism in the channel.
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To study the distribution of traps, Schroen 201 used a spot
of light to create non-equilibrium carriers An small local areas
to affect the breakdown voltage of p-n+ junctions and MOS
structures.
Kerr 107 has made a comparative evaluation of four methods
for measuring ionic conduction in passivation films: C-V
stability, charge-time measurement, current-voltage loop, and
charge-temperature measurement.
Klein and Gafni I08 studied the maximum dielectric strength
of thin silicon oxide films.
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Model for Oxide Structure
l
l
l
Glasses _ The oxide on oxidized silicon is amorphous SiO2. It is
in the glasslike or vitreous state, a state believed to be a solid
with the disorder of a liquid frozen into its structure. Although
the history of man's work with glass spans a greater time than his
work with most other materials, there still is disagreement over
the theory of glass structure.
The first real advance in the theory of glass structure was
due to the development of the random network theory which
describes glass as lacking the symmetry and periodicity of the
crystalline state. In a competing theory, glass is assumed to
contain microscopic crystals with definite stoichiometric composi-
tions joined together by amorphous zones. More detailed dis-
cussion of glass structure may be found in references 90 and 240.
A number of simple rules have been proposed for relating the way
oxygen anions and silicon cations link together for an oxide to
exist in the glassy state. Briefly, the rules state that glass-
forming cations (e. g., B 3+, Si 4+, p5) are surrounded by polyhedra
of oxygen ions in the form of triangles or tetrahedrons. The
oxygen ion_ are of two kinds: bridging oxygen ions, each of which
link two P01yhedra_ and nonbridging oxygen ions, each of which
belongs to only one polyhedron. Such a system has a polymer
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structure with long chains cross-linked at intervals. In such a
structure, there are regions of unbalanced negative charge where
the oxygen ions are nonbridging. Cations of low positive charge
and large size (Na+, K+, Ca2+) may exist in holes between oxygen
polyhedra where they compensate the excess negative charge of
the nonbridging oxygen atoms.
Some cations of large charge and small size may
isomorphically substitute for silicon ions in the structural net-
work of the glass. Oxides forming the basis of a glass are called
network formers, and those which are soluble in the network are
network modifiers.
It has been established that glasses can be formed of B203,
SiO 2, GeO2, P205, As205, As203, and Sb203. Possible glass formers
include V205, ZrO2, and Bi203. Oxides of Ti, Zn, Pb, AI, Th, and
Be apparently do not form glasses, but they modify certain proper-
ties of glass. Oxides of Sc, La, Y, Sn, Ga, In, Mg, Li, Ba, Ca,
Sr, Cd, K, Rb, Hg, and Cs may act as network modifiers.
Stevels and Katz 219 have discussed the wide variety of
possible imperfections that might exist in the SiO2 network. The
following is a list of the imperfections they describe, along with
their opinions concerning the abundance of each type.
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Silicon Vacancy - Silicon vacancies are not
likely because of the very
high bonding energy with
Oxygen Vacancy
Interstitial Silicon
Interstitlal Oxygen
Replacement of Silicon
by Another Cation
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oxygen.
- Oxygen can exist either in
bridging or in nonbridging
positions in the lattice.
Nonbridging oxygen atoms
can break away from the
lattice, leaving oxygen
vacancies.
- Interstitial silicon is
unlikely because of the
strong tendency to bond
with oxygen.
- Nonbridglng oxygen atoms
exist as a part of the Si-O
network. Under certain
special circumstances, inter-
stitial oxygen exists which
is not a part of the network.
- The replacemsnt of silicon by
cations (AI 3+, B3+, p5+) is
very common.
Replacement of Oxygen
by Another Anion
Interstitial Cations
Other Than Silicon
- This possibility should not
be overlooked, but does not
seem to occur to any
important extent.
- Interstitlal cations in
glasses and quartz crystals
I
i
!
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Interstitial Anions
Other Than Oxygen
are very common.
- This occurrence is unlikely,
by maybe possible in spe-
cial circumstances.
Silicon Oxide • Donovan 33 has written a review paper on the
properties of oxides on silicon. He notes that silica glass is
thermodynamically unstable below 1710°C and should devitrify to a
stable crystallized form. However, the rate of devitrification is
negligible at temperatures below 1000°C. Silicon ions, due to
their large charge, cannot move without breaking four oxygen
bonds. Oxygen ions, on the other hand, are freer to move through
the lattice, since bridging oxygen ions are bound to only two
silicon ions, and nonbridging atoms to only one. A network modi-
fier, when introduced as an oxide, iQnizes and gives up an oxygen
atom to the network. The modifier metal ion occupies an inter-
stltial position in the network and the oxygen ion enters the
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network, producing two nonbridging oxygen ions where formerly
there was one bridging oxygen ion. The network is weakened, as
manifested by a lower melting point.
I
|
!
!
The water content of silica glass is regarded as an
important factor in determining its properties. Drury and
Roberts38 have determined the solubility and diffusion constants
for water vapor in silica glass by use of tritiated water.
Moulson and Roberts 159 used infrared absorption data to study the
diffusion and solubility of water in silicon glass. Water vapor
can enter the silica glass network either as hydroxyl ions or
molecular water, or both. The hydroxyl ion can also be formed
by the attachment of hydrogen ions to nonbridging oxygen atoms,
producing a tightly bound stable hydroxyl ion, or it may be formed
in less stable configurations by other hydrogen-silica reactions.
The presence of hydroxyls in silica glass tends to weaken the
structure by breaking oxygen bonds and replacing them with single-
bound hydroxyl ions. The effect is analogous to changing bridging
oxygen ions to nonbridging oxygen ions. Donovan further reports
that when divalent ions, such as Ca ++ or Sr ++ are introduced to
silica, the mobility of alkali ions in the silica decreases.
Garino Canina and Priqueler 58 have found the drift of "water"
in an electric field in pure fused silica to be dependent on the
presence of aluminum.
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190
Revesz reviewed the structure of grown silicon dioxide
films from the viewpoint of a physical chemist. The defect
structure is shown to influence many of the phenomena observed
in MOS devices. This defect structure is quite sensitive to
variations in oxide growth techniques and to the thermal and
ambient gas treatments following the formation of the oxide.
According to the proposed model, thermal growth of silicon dioxide
proceeds through the migration of oxygen interstitials which act
as acceptors. The presence of water in the oxidizing ambient, an
aftertreatment in hydrogen, Or some reactions with the gate metal
introduce a donor state in the forms of trivalent silicon. Besides
the relationship between defects and oxide growth, Revesz discussed
the interactions between the silicon and its oxide, reactions at
the gate-oxide interface, and the effects due to an inhomogeneous
distribution of defects.
Seraphim et a1202 studied the effects of chemical additives
and of annealing procedures, and have listed some of the electro-
chemical reactions that might take place within the oxide.
Semlconductor-Oxide Interface
198
Schmidt and Sandor reviewed the state of knowledge con-
cerning the semiconductor-oxide interface. They discussed how the
various properties of the silicon surface change with thermal
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oxidation of the surface. For example, oxidation may tie up
dangling bonds at the surface and thereby reduce the density of
fast states. On the other hand, states located within the oxide,
which are not in intimate electrical contact with the silicon, are
observed as slow states which are added during the oxidation.
Some of the important properties of the oxide-semiconductor
interface can be predicted when the interface is treated as a
I heterojunction, as discussed by Lindmayer 136' 137.
Enercw Band Diaqram
Williams 243 experimented with the photoemission of electrons
from silicon into silicon dioxide and was able to draw the energy
diagram in Figure i. Besides uncovering the energy relationships
expressed in the diagram, he found traps in the oxide at a level
more than 2 eV below the conduction band of the SiO 2. He found
that he could fill these traps by irradiating with ultraviolet
light and then empty them with visible light. The density of traps
was 3 x 1014 cm -3, with a capture cross section of 10 -12 cm 2.
The mobility of electrons in the oxide is 20 to 40 cm 2 per volt-sec.
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Figure i. Energy band diagram for the interface
between silicon and SiO 2.
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Mobile Charge
Instability of device parameters has been one of the most
important problems associated with MOS devices. The basic cause
of device instability is the instability in the charge distribu-
tion in the oxide layer. This instability is due to any of three
main effects. Alkali ions such as sodium or lithium can drift
or diffuse through the oxide at temperatures such as 200 to 300°C.
Some species of charge (probably protons) related to hydrogen or
water move through the oxide quite easily at room temperature.
Traps existing in the oxide near the silicon interface can change
their state of occupancy and thereby affect the density of charge
in the oxide.
The literature concerning the motion of charges through SiO 2
is extensive. Owen and Douglas 170 examined the d-c electrical
conductivity of various samples of fused silica and found it to
depend particularly on the sodium concentration. The d-c conduc-
tivity was reported to be substantially independent of the water
content, whereas the dielectric properties were said to be almost
entirely determined by the water content. The nature of d-c
conductivity is further discussed by Owen. 171
Proctor and Sutton 187 have studied the motion of ions in
glass. The observed behavior agrees with a model in which cations
are mobile but anions are not.
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Collins 2V explained the electrochemical behavior of oxide
films on silicon in terms of the migration of protons.
The electrolysis of vitreous silica and the equillbria of
hydrogen or water and silica are discussed in references 11, 42,
79 and 80.
I
I
I
Lee I19-121 has extensively studied the diffusion of hydrogen
in fused silica and has discussed the role of the hydroxyl in this
connection.
Snow et a1207 developed a model for the motion of ions in
oxide films of MOS devices. Alkali ions were intentionally
deposited at the metal oxide interface and their motion through
the oxide was studied as a function of time, temperature and
applied voltage. They showed that alkali ions are capable of
creating the type of instability that has been a problem in MOS
devices. Their paper also includes a model for explaining the
observed characteristics of the instability.
Logan and Kerr 140 used a different technique to introduce
alkali ions into the oxide and substantiated the findings of
Show et a1207.
m
Yon, Kuper, and Ko 248' 249 used the techniques of radio-
chemical analysis to carefully study the behavior of sodium in
oxide layers. They used neutrons to activate the sodium and then
measured the activity as successive etches removed thin layers of
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the oxide. They were able to find good correlation between the
sodium content in the first 1000 _ of oxide adjacent to the
silicon and the position of the flat band voltage of the C-V
r__,_4_H_ curve: _q_._eyrnrre!ated the drift in sodium atom
distribution with the observed change in this voltage. They
detected small differences between the cases in which sodium was
introduced as NaOH, NaCI, and NaBr. In the case of NaBr, they
found that the sodium concentration increased near the siliconi
i interface, while the C-V surve shift indicated a decrease in ion
concentration. They studied how the impurities were redistributed
I bY different conditior_of bias voltage and tem_rature. They
found, in support of earlier work by Snow et al , that the
sodium segregates toward the oxide interfaces with the metal and
the silicon. They showed that when sodium is deliberately intro-
duced into the oxide by diffusion, not all of the sodium is
m
J ionized. They further demonstrated that a phosphosilicate layer
i on the oxide getters the sodium_ i.e., sodium segregates to it and
is held in it.
I Similar work involving radiochemical techniques done by Brown
et all4 and Carlson etra119 substantiates many of these findings.
It had been suggested 202' 226 that oxygen vacancies are
m capable of the type of ionic motion that causes MOS device
I
A-28
instability. Colllns 27 suggested that this is hardly consistent
with the observed values for the diffusion constant and activation
energy.
Kerr et al I05 have shown that a phosphosilicate layer on an
oxide produces a stabilizing effect on the electrical character-
istics of the silicon oxide.
Brown et a114 and Chetney and Holschwandner 25 rePorted
similar results.
Snow 208 reported that the stabilizing effect of a phospho-
sillcate layer occurs only if the thickness of the phosphosilicate
layer As than _u,,pared with _ ..... ",_ Ove_ all thickness ^= _ ^_4R_
Pliskin 183 studied the effect of phosphorus on SiO 2 by means
of infrared spectroscopy and reported that there appears to be an
increase in polymerization of the SiO 4 tetrahedraleading to a
more dense structure which may retard the diffusion of impurity
ions through the oxide film.
Yamin 246 found that a diffusion of boron into a phosphorus
stabilized oxide destroys the stabilization, while even a light
phosphorus diffusion over a boron diffused oxide restores the
stability.
I Hofstein 88 showed that in alkali ion-free oxides, ions
suspected of being protons can be moved from the silicon toward
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the metal at a rate up to five orders of magnitude faster than
movement from the metal toward the silicon.
is due to traps at the metal-oxide interface.
mobility in the oxide is that represented by motion toward the
metal.
This, he postulated,
The true charge
Burgess and Fowkes 15 used tritium to study the behavior of
water or protons in silicon oxide.
i Hofstein88,89'and Gregor 65 show that the treatment of the
i oxide surface just prior tometalization plays a strong role in
determining the magnitude of the mobile ion instability.
Gregor 65 reported that the substitution of gold metalization for
aluminum reduced the amount of such instability: considerably.
In addition to the motion of charge through the oxide in a
direction normal to its plane, it has been shownl2,151, 173 that
charges can move on the surface of the oxide to degrade the device
properties. The motion of surface charge on" the oxide was
described as the mechanism responsible for the failure of Telstar.
Shockley et a1205, 206 used a Kelvin probe to show that motion of
charges along oxide-covered silicon surfaces can form channels
and/or change .the device characteristics.
A-30
Immobile and Trapped Charqe
The threshold voltage of MOS transistors is dependent on two
basic parameters -- the density of immobile charge in the oxide or
at the oxide-silicon interface that influences the surface potential
of the silicon, and the density of trapping states in the silicon
or oxide-silicon interface that trap and immobilize carriers that
would otherwise contribute to channel current.
The influence of immobile oxide charge on threshold voltage
has led many investigators to study the effects of various materials
and treatments on the density of imm0bile charges. It has been
found by most experimenters that the immobile charge density in
thermally prepared oxides on <iii> oriented silicon is 2 to 3 x 1011
charges/cm 2. Recently, Delord et a132, Balk et al 9, and Miura 154
have reported that the immobile charge density is strongly
dependent on the crystalline orientation with <111> yielding the
highest density of immobile charges and <100> the lowest.
determine
the effect of the choice of metal on the surface conduction
properties of MOS transistors. He also discussed the effects of
heat treatments .and various ambients.
Lehman 122 conducted a series of experiments to
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Zaininger and Warfleld 251 show that heating MOS capacitors
at temperatures from 200 to 350"C for 5 minutes in hydrogen in-
creases the negative surface potential under the oxide surrounding
a meta!ized capacitor without changing the surface potential
beneath the metal. The surface potential did not recover after
baking in dry argon for two hours at 350°C. This indicates that
the activation energy for removing the hydrogen is much higher than
that for introducing it.
I Balk 8 studied the effects of hydrogen at 320°C. He concluded
that the main effect was the annihilation of fast states. He found
a similarity between the effects of H 2 and those in oxides covered
with aluminum.
Kooi I12 reported that the water content in the oxides very
treatments in hydrogen and water vapor decrease the density of
these states. Kooi suggested that an aluminum electrode present
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and those prepared with a phosphorus diffusion in a dry ambient
have even more. This suggests that during the phosphorus diffu-
sion the oxide becomes extremely dry. Low temperature heat
significantly determines the density of electron trapping states
in the oxide. Thermal oxides prepared in wet oxygen have the
fewest of such states, those prepared in dry oxygen have more,
on the oxide during heat treatment can serve as a reducing agent
for water present at its surface. Hydrogen atoms so formed
diffuse through the oxide and react with trapping centers near
the oxide silicon interface. He stated that it seems probable
that the active states are related to unsaturated silicon bonds
near the oxide-sillcon interface which can lose their electron or
hole trapping ability after they become saturated with hydrogen.
Further data on the effects of heat treatments in hydrogen
can be found in the paper by Olmstead et a1168.
Cheroff et a123' 24 reported that baking at 350°C yields
improved transistor channel conductance. The involvement of the
aluminum electrode was noted.
Revesz and Zaininger 191 discussed the influence of the oxida-
tion rate and heat treatments on the surface state density. They
mention that the presence of boron in SiO 2 is thought to
facilitate the incorporation of hydroxyl through defect reactions.
Dunavan and Lawrence 41 used _ gold ball probe to measure the
surface state density after each step in the fabrication process.
They found that the highest state densities are obtained by pro-
cesses employing wet oxidation and/or slow cooling. On their
samples, a treatment with P205 yielded a reduction in surface
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state density (by a factor of 2.5} as well as an improvement in
stability. They found that gold doping produced p-type surface
states.
Goetzberger 62 has thermally oxidized silicon in an applied
electric field. He found that the surface state density could
be influenced by this technique in wet oxygen-and steam-grown
oxides, but not in those grown in dry oxygen.
Lindmayer et ai135, 137. have analyzed the semiconductor-
oxide interface in terms of a heterojunction model.
._-__ T'_ Ir_n I Irn 1 ,r.,%.,,dm_. "" .....
be developed in silicon surfaces when SiO2 is doped with B203 and
subjected to an electric field. Miura 154 found a slightly posi-
tive surface potential when he thermally oxidized An dry oxygen
on <i00> silicon and metalized with gold.
Trappinq and Surface R@combi_ation Effects
The development of oxide layers on silicon has provided a
means for forming silicon surfaces with greatly improved surface
recombination velocity. However, within the realm of thermally
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grown oxides various experimenters have found wide differences
in surface recombination velocity. Similarly_ the density of
traps and various kinds of allowed states have been found to
depend on differences in minute quantities of foreign matter
The surface recombination velocity is a measure of the rate
at which carriers can be created or destroyed at the silicon
surface. This rate determines the leakage current at the drain-
substrate junction of an MOS transistor.
Similarly, this rate determines the leakage current of a
bipolar diode such as the collector junction of a bipolar trans-
istor. Further, in a bipolar transistor, surface recombination
removes carriers from the active region of the base and thereby
degrades the beta of the transistor. This is particularly
important at low operating current levels. The importance of
this is illustrated by the wide divergence in the ability of
various manufacturers to make bipolar transistors with good beta
at low current levels.
The trapping of carriers is important in MOS transistors
because carriers in the channel region cannot contribute to
channel current. The presence of traps therefore degrades the
transconductance of MOS transistors.
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The effects of oxide traps on the MOS capacitance were
discussed by Heiman and Warfield 78. They show that traps cause
hysteresis in the C-V curve of the type shown in Figure 2. The
reason for this hysteresis is that slow traps within the oxide
change their state of charge during the taking of the measurement.
They conclude that very little information concerning the energy
distribution and the capture cross-section of oxide traps is
obtained from the analysis of MOS capacitance curves.
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Figure 2. Effects of trapping on C-V curves.
Zaininger and Warfield 252 also investigated the effects of
trapping on C-V curves. They studied the departure of the shape
of the measured C-V curve from the theoretical curve to compute
the trapping density. Their paper discusses the limitations of
the capacitance measurement for the characterization of the traps.
llelman and Miiller 77 measured the temperature dependence of
the drain current of MOS transistors (at given drain and gate
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voltages) and used the data to calculate the trapping or surface
state density.
The negative temperature coefficient of the surface mobility
of electrons in silicon causes the transconductance of transistors
to decrease with increasing temperature. They showed that in some
transistors, the transconductance increases with temperatures. This
they attributed to the emptying of traps, and they developed this
into a means for studying such traps.
Nicollian and Goetzberger 164 developed a technique for
calculating the fast surface state density from measurements of
function of the applied voltage. Traps cannot charge and discharge
at the measurement signal frequency. The resulting inability of
charge to flow on and off the capacitor is measured as a low Q
for the capacitor. This reduction in Q can be used to study
trapping densities.
Control rings have been used 21 to study the effects of surface
potential on the impedance characteristics of p-n junctions.
Lehovec et a1123 and Terman 225 analyzed C-V characteristics
as a function of bias and frequency to evaluate the properties of
"surface states. "
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Schmidt 199 describes the effect of protons and alkali ions
in oxide films on the surface recombination velocity. These
impurities in the oxide are presumed to change the Fermi level in
the oxide and thereby cause a charge transfer between the oxide
and the silicon.
Fitzgerald and Grove52_ 71 have described the mechanisms of
channel current formation at p-n Junctions.
Radiatiop Effects
optimistic Predictions. It was predicted232, 233 that MOS
transistors might be more tolerant of radiation than bipolar
transistors because - devices are _LajoEity _Q_ _v_. 4..
this reasoning, the assumption was made that the failure mechanism
would be either degradation of mobility or a change in the density
of mobile charges.
Gamma Radia_i0n_ Unfortunately_ when MOS transistors were tested
by Hughes and Giroux 93, 94, 95, 97 in a Co 60 source, it was discovered
that the transconductance of MO8 transistors was severely degraded
by exposure to 2 x 105 rads, even though the bulk conductivity and
lifetime changes are negligible to absorbed dose levels of 106
rads. This degradation was attributed to ionization in the trans-
istor by Compton electrons produced by the gamma radiation.
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Hughes and Giroux 95 used an M0S structure to study the effects
of ionizing radiation on the Si-Si02 interface. They found that
the leakage current increase that caused the Telstar failure (which
was explained by Blair 8 and Peck et a1173 as being due to ioniza-
tion of the gaseous ambient and the subsequent drift of these ions
in the fringing electric field at the edge of the Junction) could
be duplicated on devices in a vacuum of <10 -9 Tort.
Sonder and Templeton have studied the energy levels introduced
in silicon under gamma radiatlon 210-212 .
Kooilll, 113 has published a conslderable body of data that
shows the effect of ionizing radiation on M06 structures.
Fast Neutrons_ Raymond et a1188 irradiated M0S transistors with
fast neutrons up to 5 x 1014 NVT and found that the most significant
neutron-lnduced parameter change is in the threshold voltage.
Although they noted that comparison of the behavior of the MOB and
the bipolar transistor is difficult because of the lack of good
criteria, they concluded that M08 transistors have shown a poten-
tlal advantage in radiation environments compared to Junction and
bipolar transistors.
Messenger 149 exposed MOS transistors to reactor neutrons and
postulated that _e neutrons produced displacement damage in the
A-39
form of positively charged oxygen vacancies in the oxide lattice
or at the Si-SiO2 interface.
ElectroD Irradiation, The effects of electron (I. 5 MeV) irradiation
on _OS _.... _o_, w_re examined by Stanley217_ 260_ 275.
Szedon and Sandor 224 used low energy (10-16 KeV) electrons to
irradiate MOS capacitors. They found that a positive charge was
induced in the oxide and were able to remove it by annealing for
fifteen minutes at 150 to 200°C. Speth and Fang 213 also report
similar data.
Green et a163 mention that electron irradiation with various
electron energies can be used to _tudy _._ iocat_ _ damaue sites
that affect device parameters.
Flas h X-Ra 7. Sullivan222_223 and Long 141 have studied the effects
of flash X-radiation and found the the principal effect is that of
photocurrent in the drain substrate Junction and gate displacement
current which produces a change in gate voltage that in turn modu-
lates the channel conductance.
Krueger and Griffin I16 also used flash X-ray radiation and
studied the effect on both p-channel and n-channel silicon MOS
thin-film transistors on a sapphire substrate. They noted that
such devices were easier to analyze because they have a lower level
of isolation junction photocurrent.
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Ionization in Gas Discharqe. Estrup44j 45 has used a gas discharge
to create _th positive and negative ions which he used in a
variety of ways to study the surface effects of gaseous ions and
electrons on semiconductor devices.
Conclusion
This body of literature provides the background to support a
better understanding of the present status of planar device tech-
nology as a basis for further experimental work and for predicting
technologies which are likely to result in improved devices.
A-41
BIBLIOGRAPHY
IQ
.
•
.
5.
Q
.
.
I
i0.
Adams, R. V. and R. W. Douglas, "Infra-red Studies on
Various Samples of Fused Silica With Special Reference
to the Bands Due to Water", J. S.c. Glass Technology
43, 147T-158T (1959).
Ahrons, R. W., M. M. Mitchell, and J. R. Burns, "MOS
Micropower Complementary Transistor Logic", 1965 Solid
State Circuits Conference, FAM 8.2.
Alt, L. L., S. W. Ing, Jr. and K. W. Laendle, "Low-
Temperature Deposition of Silicon Oxide Films",
J. Electrochem S.c. 11___O0,465 (1963).
Altemose, V. O., "Helium Diffusion Through Glass", J.
Appl. Phys., 32, 1309-1316 (1961).
Silicon-Silicon Dioxide System", in Properties of Elemental
Compound Semiconductors, Metallurgical Society Conferences,
_, 163-182, Interscience Publishers, New York (1959)•
Atalla, M. M., A. R. Bray, and R. Lindner, "Stability of
Thermally Oxidized Silicon Junctions in Wet Atmospheres",
Proc. IrE London, 106, 1130-1137, (1959).
Atalla, M. M., E. Tannenbaun%and E. J. Scheibner,
"Stabilization of Silicon Surfaces by Thermally Grown
Oxides", Bell System Tech. Journal, 38__, 749-784, (1959).
Balk, P. "Effects of Hydrogen Annealing on Silicon Surfaces",
1965 Spring Meeting Electrochem. Society, San Francisco,
Abstract #109, May 1965.
Balk, P., P. J. Burkhardt, and L. V. Grego "Orientation
Dependence of Built-in Surface Charge on Thermally Oxidized
Silicon", Proc. IEEE, _ 2133-2134 (1965).
Barnes, C. R. and C. R. Geesner, "Silicon Nitride Thin Film
Dielectric" J. Electrochem. Soc , 107, 98-100 (1960)# • •
A-42
11.
12.
13.
14.
15.
16.
17.
18.
19.
20.
Bell, T., G. Hetherington, and K. H. Jack, "Water in
Vitreous Silica, Part 2: Some Aspects of Hydrogen-Water-
Silica Equilibria, " Physics and Chemistry of Glasses, 3,
141-146, (1962}.
Blair, R. R. "Surface Effects of Radiation on Transistors",
IEEE Trans Nuclear Science, NS-10, #5, 35-44, (1963).
Blum, J., R. Warwick, H. M. Pollack, and M. Genser,
"Surface Studies With Silicon Planar Junction Structures",
Spring Meeting Electrochem Society, Toronto, Abstract #55,
May 1964.
Brown, G. A., H. G. Carlson, C. R. Fuller and J. Osborne,
"The Effect of Phosphorus Diffusion in Thermal Oxides on
the Elevated Temperature Stability of MOS Structures",
presented at the Fourth Annual Symposium on the Physics of
Failure in Electronics, Chicago, Illinois, November 16-18,
1965.
Burgess, T. E. and F. M. Fowkes, "Protons in Steam-Grown
Silicon Oxide," 1966 Spring Meeting of the Electrochemical
Society, Cleveland, Ohio, Abstract No. 55.
Burghardt, P. J., "Dielectric Relaxation in Thermally Grown
SiO 2 Films", IEEE Trans. Electron Devices, EDTI3, 268-275,
(1966).
Burns, J. R., "Switching Response of Complementary-Symmetry
MOS Transistor Logic Circuits", RCA Review 25, 627-661, (1964).
Busen, K. M. and J. Lindmayer, "Effect of Impurities and
Structural Parameters on Silicon/Silicon Oxide Interfaces",
Trans. Met. Soc. AIME, 233___,_6-_9, (1965).
Carlson, H. G., C. R. Fuller, and J. Osborne, "Sodium
Distributions in Thermally Grown Silicon Dioxide Films",
presented at the 1965 Fall Meeting of the Electrochemical
Society, Buffalo, New York. "Recent News" paper.
Carlson, H. G., W. L. Gill, J. E. Hall, and W. V. Murdock,
"Investigation of Reliability Testing and Prediction Tech-
niques for Integrated Circuits", First Interim Technical
Report #RADC-TR-65-463, Texas Instruments (1966).
A-43
21.
22.
23.
24.
25.
26.
27.
28.
29.
Castrucci, P. P. and J. S. Logan, "Electrode Control of
SiO 2 - Passivated Planar Functions", IBM Journal 8,
394-399, (1964).
Chang, L. L. and H. N. Yu, "The Germanium Insulated-Gate
Field-Effect Transistor (FET)", Proc. IEEE 53, 316-317,
(1965).
Cheroff, G., F. Fang, and F. Hochberg, "Effect of Low
Temperature Annealing on the Surface Conductivity of Si
in the Si-SiO2-Al System", IBM Journal, 8, 416-421, (1964).
Cheroff, G., F. Fang, and D. P. Seraphim, "Threshold of
Metal-Oxide-Silicon Field Effect Transistors", Recent
News Paper, Spring Meeting Electrochem. Soc., San Francisco,
May 1965, J. Electrochem. Soc. 112, 150c.
Chetney, G. T., and L. H. Holschwandner, "Protection of
SiO 2 From Sodium Contamination with Phosphosilicate Glass",
1965 International Electron Devices Meeting Paper 19.1.
Clark, L. E., "Determination of Conductivity Type From
Capacitance Measurements on "_ D_odes ,
Electron Devices, ED-12, 390-391, (1965).
Collins, F. C., "Electrochemical Behavior of Grown Oxide
Films on Silicon", 1965 Spring Meeting Electrochem Society,
San Francisco, Abstract #95, May 1965, J.Electrochem. Soc.,
112, 786-791 (1965).
Deal, B. E., A. S. Grove., E. H. Snow, and C. T. Sah,
"Recent Advances in the Understanding of the Metal-Oxide-
Silicon System", AIME Conference of Electronic Materials,
Boston, September 1964, also Trans. Met. Soc. AIME 233____,
524-529, (1965).
Deal, B. E., A. S. Grove, E. H. Snow, and C. T. Sah,
"Observation of Impurity Redistribution During Thermal
Oxidation of Silicon Using the MOS Structure", 1964 Fall
Meeting, Electrochemical Society, Washington, Abstract #130,
October 1964, J. Electrochem Soc. _ 308-314, (1965).
A-44
30.
31.
32.
33.
34.
35.
36.
37.
38.
39.
40.
Deal, B. E. and M. Sklar, "Thermal Oxidation of Heavily
Doped Silicon", J. Electrochem. Soc. _ 430-435, (1965).
Deal, B. E., "The Oxidation of Silicon in Dry Oxygen,
Wet Oxygen, and Steam", J. Electrochem Soc., ii___0,527-533,
(1963).
Delord, J. F., D. G. Hoffman, and G. Stringer, "Use of
MOS Capacitors in Determining Properties of Surface States
at the Si-SiO 2 Interface", 1965 Spring Meeting, American
Physical Society, Washington, (Paper KF9), (1965).
Donovan, R. P., "Formation and Properties of Oxides on
Silicon", Fourth Annual Microelectronics Symposium,
St. Louis May 1965, Symposium Proceedings, 4A-I - 4A-23.
Doo, V. Y., D. R. Nichols, and G. A. Silvey, "Vapor
Deposition of Silicon Nitride", presented at the 1965 Fall
Meeting of the Electrochemical Society, Buffalo, New York,
October 13, 1965, Recent News paper.
Doo, V. Y., "Silicon Nitride, a New Diffusion Mask",
..... •=,_ _=_ _=_=L._=u a_ the 1965 international
Electron Devices Meeting, Washington, D. C., October 21, 1965.
Doo, V. Y. and R. E. Jones, "Complete Isolation With Silicon
Nitride", Late News paper, 1965 International Electron
Devices Meeting, Washington, D.C., October 21, 1965.
Dreiner, R., "Some Properties of Anodic and Thermal Silicon
Dioxide Films", 1966 Spring Meeting of theElectrochemical
Society, Cleveland, Ohio, Abstract No. 15.
Drury, T., and J. P. Roberts, "Diffusion and Silica Glass
Following Reaction With Tritiated Water Vapor", Phys. and
Chem. of Glasses, 4__,79-90 (1963).
Duffek, E. F., E. A. BenJamini, and C. Mylroic "The Anodic
Oxidation of Silicon in Ethylene Glycol Solution", Abstract
#77, 1964 Spring Meeting Electrochem Soc. Toronto.
Duffek, E. F., C. Mylroic and E. A. Benjamini, "Electrode
Reactions and Mechanism of Silicon Anodization in
N-Methylacetamide", J. Electrochem Soc. 11__!i,1042-1046 (1964).
A-45
41.
42.
43.
44.
45.
46.
47.
48.
49.
50.
Dunavan, D. S., and H. Lawrence, "In-Process Surface State
Density Determination by the MOS Method", 1965 Fall Meeting
of the Electrochemical Society, Buffalo, New York, Abstract
No. 115.
Dunn, T., G. Hetherington, and K. H. Jack, "The High-
Temperature Electrolysis of Vitreous Silica, Part 2 -
Active Electrodes and anisotropic Electrolytes", Physics and
Chemistry of Glasses, 6, 16-23, (1965).
Edagawa, H., Y. Morita, H. Ishikawa, and S. Maekawa,
"Electrical Properties of Oxidized Si P-N Junctions",
Japan. J. Appl. Phys., _ 644-660 (1964).
Estrup, P. J., "Surface Charge on Silicon Induced by
Ambient Ionization", Sol.-State Electr., 8, 535-541, (1964).
Estrup, P. J., "Surface Effects on Gaseous Ions and Electrons
on Semiconductor Devices", IEEE Trans. Nuclear Science NS-12,
431-436, (1965).
Fa, C., O. S. Goda, G. Larchian, G. Leblanc, and D. McWilliams,
,,_. Tm_.._ Dlele_t_ Isolation Technique an_ _ni__.a
in Integrated Devices", paper presented at the 1964 Electron
Devices Meeting, Washington, D. C. October 29, 1964.
Fa, C. H., T. T. Jew, "The Poly-Silicon Insulated-Gate
Field Effect Transistor", IEEE Trans Electron Devices
ED-12, 290-291 (1966).
Fang, F., and S. Trlebwasser, "Effect of Surface Scattering
on Electron Mobility in an Inversion Layer on p-Type Silicon",
Appl. Phys. Letters, 4_, 145-147 (1964).
Feldman, C., and M. Hacskaylo, "Temperature Characteristics
of Vacuum Deposited Dielectric Films", Rev. Sci. Inst., 33,
1459-1460 (1962).
Feuersanger, A. E. and D. R. Frankl, "High-Frequency Surface
Varactors", IEEE Trans. Electron Devices ED-10, 143-149,
(1963).
A-46
51.
52.
53.
54.
55.
56.
57.
58.
59.
60.
Fisher, A. W., and J. A Amick, "Defect Structure on Silicon
Surfaces After Thermal Oxidation", 1965 Fall Meeting of the
Electrochemical Society, Buffalo, New York. Abstract No.
112.
Fitzgerald, D. J., and A. S. Grove, "Mechanisms of Channel
Current Formation in Silicon P-N Junctions", Fourth Annual
Symposium.on the Physics of Failure in Electronics, Chicago,
Illlinois, November 16-18, 1965.
Frankl, D. R., "Some Effects of Material Parameters on the
Design of Surface Space-Charge Varactors", Solid State
Electronics, _, 71-76, (1961).
Frosch, C. J. and L. Derick, "Surface Protection and
Selective Masking During Diffusion in Silicon', J. Electro-
chem. Soc. i0___4,547-552 (1957).
Fuller, C. S. and R. A. Logan, "Effect of Heat Treatment
Upon the Electrical Properties of Silicon Crystals", J.
Appl. Phys., 28___,1427-1436, (1957).
Fuller, C. R. and S. S. Baird, "Deposition of Silicon
Meeting Electrochem Soc., Pittsburgh, Abstract #65,
April 1963.
Fuller, C. R. and F. J. Strieter, "Silicon Oxidation",
Spring Meeting Electrochem Soc., Toronto, Abstract #74,
May 1964.
Garino Canina, V., and M. Priqueler, "Diffusion of Protons
in SiO 2 and AI203 Glass in an Electrical Field", Phys. and
Chem. of Glasses, _, 43-45 (1962).
Geurs_ J. A., "Theory of Insulated-Gate Field-Effect
Transistors Near and Beyond Pinch-Off", Solid State
Electronics 9, 129-142 (1966).
Goetzberger, A., "Improved Properties of Silicon Dioxide
Layers Grown Under Bias", J. Electrochem Soc., ll___3,138-141
(February 1966).
A-47
61.
62.
63.
64.
65.
vvl
67.
68.
69.
Goetzberger, A. "Ring-Dot Impedance Measurements, A Simple
Technique for Measuring Inversion-Layer Conductance in
Semiconductors", IEEE Trans. Electron Devices, ED-12,
I18-121, (1965).
Goetzberger, A., "Reduction of Surface Charge on SiO 2 by
Oxidation Under Bias", Recent News Paper, 1965 Spring
Meeting Electrochem Soc., San Francisco, 1965, J. Electro-
chem Soc. 112, 150c.
Green, D., J. E. Sandor, T. W. O'Keeffe, and R. K. Matta,
"Reversible Changes in Transistor Characteristics Caused
by Scanning Electron Microscope Examination", Applied
Physics Letters, 6, 3-4, (1965).
Green, D. and H. C. Nathanson, "Observation of Inversion
Layers Under Insulated Gate Electrodes Using a Scanning
Electron Microscope", Proc. IEEE 53, 183-184, (1965).
Gregor, L. V., "Solvent-lnduced Polarization in MOS
Devices", 1966 Spring Meeting of the Electrochemical
Society, Cleveland, Ohio, Abstract No. 12.
- : f Ill.-'t 1"'!" P/ • _TI_;_ ] t'111_:_
Weakness of Synthetic Crystals", Science _ 292-2950
(1965).
Grove, A. S., B. E. Deal, E. H. Snow, and C. T. Sah,
"Investigation of Thermally Oxidized Silicon Surfaces
Using Metal-Oxide-Semiconductor Structures", Technical
Rep. #177, Fairchild Semiconductor, Research and Develop-
ment Laboratory. Solid-State Electronics, 8, 145-163,
(1965). Presented at the IEEE Solid State Device Research
Conference, Boulder, Colorado, July 1964.
Grove, A. S., E. H. Snow, B. E. Deal, and C. T. Sah,
"Simple Physical Model for the Space-Charge Capacitance of
Metal-Oxide-Semiconductor Structures", J. Appl. Phys. 35,
2458-2460, (1964).
Grove, A. S., O. Leistiko, Jr., and C. T. Sah, "Redistribu-
tion of Acceptor and Donor Impurities During Thermal Oxida-
tion of Silicon", J. Appl. Phys., 3-5, 2695-2701, (1964).
A-48
70.
71.
72.
73.
74.
75.
76.
77.
78.
79.
80.
Grove, A. S. and D. J. Fitzgerald, "Surface Effects on
Silicon P-N Junctionsl The Origin of Anomalous Channel
Currents", Solid State Device Research Conference,
Princeton, June 1965.
Grove, A. S. and D. J. Fitzgerald, "The Origin of Channel
Currents Associated With P+ Regions in Silicon", IEEE,
Trans. Electron Devices, ED-12, 619-626 (1965).
Grove, A. S., E. H. Snow, and B. E. Deal, "Stable MOS
Tr,_nsistors", Electro-Technology, 76, 6, 40-43 (1965).
Hall, R. and J. P. White, "Surface Capacity of Oxide Coated
Semiconductors", Solid-State Electronics, 8, 211-266 (1965);
Heiman, F. P. and S. R. Hofstein, "The Silicon Insulated
Gate Field Effect Transistor", Electron Devices Meeting,
Washington, D. C., 1962.
Heiman, F. P., K. H. Zaininger, and G. Warfield, "Determina-
tion of Conductivity Type From MOS-Capacitance Measurements",
Proc. IEEE 52, 863-864, (1964).
Heiman, F. P. and S. R. Hofstein, "Metal-Oxide-Semiconductor
Field-Effect Transistors", 37, #30, Electronics 50-61, (1964).
Heiman, F. P. and H. S. Miiller, "Temperature Dependence of
N-Type MOS Transistors", IEEE Trans. Electron Devices,
.ED-12, 142-148, (1965).
Heiman, F. P. and G. Warfield, "The Effects of Oxide Traps
on MOS Capacitance", IEEE Trans. Electron Devices, ED-12,
167-178, (1965).
Hetherington, G., K. H. Jack, and M. W. Ramsay, "The High-
Temperature Electrolysis of Vitreous Silica, Part I.
Oxidation, Ultraviolet Induced Fluorescence, and Irradiation
Colour", Physics and Chemistry of Glasses, 6_, 6-15, (1965).
Hetherington, G., and K. H. Jack, "Water in Vitreous Silica,
Part I. Influence of 'Water' Content on the Properties of
Vitreous Silica", Phys° and Chem. of Glasses, _, 129-133
(1962).
A-49
81.
82.
83.
84.
85.
86.
87.
88.
89.
90.
91.
92.
Higuchi, H., and M. Maki, "Observations of Channels of MOS
Field Effect Transistors Using a Scanning-Electron Micro-
scope", Jap. J. Appl. Phys., _, 1021-i022 (1965).
Hilbourne, R. A. and J. F. Miles, "The Metal-Oxide-
Semiconductor Transistor', Electronic Engineering 37,
156-160, (1965).
Hirose, H. and Y. Wada, "Dielectric Properties and DC
Conductivity of Vacuum-Deposited SiO Films", Japan. J.
Appl. Phys., 3_, 179-190 (1964).
Hoerni, J. A., "Planar Silicon Transistors and Diodes",
1960 Electron Devices Meeting, Washington, D. C.
Hofstein, S. R. and F. P. Heiman, "The Silicon Insulated-
Gate Field-Effect Transistor", Proc. IEEE 51, #9, 1190-1202,
(1963).
Hofstein, S. R., K. H. Zaininger, and G. Warfield, "Frequency
Response of the Surface Inversion Layer of Silicon", Proc.
IEEE 52, 971-973, (1964).
Holstein, S. R. and G. Warfieid, "Physical Limi_tions on
the Frequency Response of a Semiconductor Surface Inversion
Layer", Solid-State Electronics, 8, 321-341, (1965).
Hofstein, S. R. "A Model for the Charge Motion and Instability
in the Metal-Silicon Oxide-Silicon Structure", IEEE Solid-
State Device Research Conference, Princeton, N.J., (June 1965).
Hofstein, S. R., "An Investigation of Instability and Charge
Motion in Metal-Silicon Oxide-Silicon Structures', IEEE
Trans. Electron Devices ED-13, 222-237, (1966).
Holland, L., "The Properties of Glass Surfaces", John Wiley
and Sons, Inc. (1964).
Horiuchi, S., and J. Yamaguchi, "Evaluation of Surface States
at Si-SiO 2 Interface From the Characteristics of P-Type MOS
Diodes", Japan_J. Appl. Phys., _, 613 (1965).
Hu, S. M., "Properties of Amorphous Films of Silicon
Nitride", presented at the 1965 Fall Meeting of the Electro-
chemical Society, Buffalo, New York, October 13, 1965,
Recent News paper.
A-50
II
i
i
I
I
I
B
I
i
93.
94.
95.
96.
97.
98.
99.
I00.
i01.
102.
103.
Hughes, H. L. and R. R. Giroux, "Space Radiation Affects
MOS FET's" Electronics, 37, #32, 58-60, (1964)
Hughes, H. L. "Radiation Effects in MOS Devices', Third
Navy Microelectronics Conference, Monterey, Calif., (April
1965).
Hughes, H. L. and R. A. Giroux, "Surface Effects of Space
Radiation on Silicon Devices", IEEE Annual Conference on
Nuclear and Space Radiation Effects, July 12, 1965.
H_ghes, H. L., "Surface Effects of Space Radiation on
Silicon Devices', IEEE Trans Nuclear Science, NS-12,
No. 6, 53-63 (1965).
Hughes, H. L. and R. A. Giroux, "Space Radiation Versus
MOS Devices and Circuits", Twelfth East Coast Conference on
Aerospace and Navigational Electronics, Baltimore, Md.,
(October 1965).
Ihantola, H. K. J., "Theory of a Surface-Field-Effect
Transistor", Stanford Electronics Laboratory Technical
Report #1661-1, (1961).
Ihantola, H. K. J. and J. L. Moll, "Design Theory of a
Surface Field-Effect Transistor', Solid-State Electronics
7, 423-430, (1964).
Ing, S. W., R. E. Morrison, L. L. Alt, and R. W. Aldrich,
"Gettering of Metallic Impurities From Planar Silicon
Diodes" J. Electrochem. Soc. ii0, 533-537, (1963)l •
Jordan, E. L., "A Diffusion Mask for Germanium', J.
Electrochem Soc. 108___,478-481, (1961).
Jordan, N. A., "Comparison of the Behavior of Metal-Oxide
Semiconductor Diodes Using Different Semiconductor Materials",
Intern• J. Electronics, 19, 269-278 (1965).
Jorgensen, P. J., "Effect of an Electric Field on Silicon
Oxidation:, J. Chem. Phys., 37, 874-877, (1962).
A-51
104.
105 •
106.
107.
108.
109.
!!0 •
iii.
112 •
113.
114.
Kahng, D. and M. M. Atalla, "Silicon-Silicon Dioxide Field
Jtlduced Devices', 1960 Solid State Device Research Confer-
ence, Pittsburgh, Pa.
Kerr, D. R., J. S. Logan, P. J. Burkhardt, and W. A.
Pliskin, "Stabilization of SiO 2 Passivation Layers With
P205 ", IBM Journal, 8, 376-384, (1964).
Kerr, D. R., "Effect of Temperature and Bias on Glass-
Silicon Interfaces", IBM Journal 8, 385-393 (1964).
Kerr, D. R., "Methods for Measuring Ionic Conduction in
Passivation Films", 1966 Spring Meeting of Electrochem
Soc., Cleveland, Ohio, Abstract #14.
Klein, N. and H. Gafni, "The Maximum Dielectric Strength of
Thin Silicon Oxide Films", IEEE Trans. Electron Devices,
ED-13, 281-289, (1966).
Klerer, J., "A Method for the Deposition of SiO 2 at Low
Temperatures', J. Electrochem Soc. 108, 1070-1071 (1961).
Kooi, E., "Formation and Composition of Surface Layers and
Solubility Limits of Phosphorus During Diffusion in Silicon",
J. E!ectrochem. Soc., !ii, !383-1387 (1964).
Kooi, E., "Influence of X-Ray Irradiations on the Charge
Distributions in Metal-Oxide-Silicon Structures", Philips
Res. Rpts., 20, 306-314, (1965).
Kooi, E., "Effects of Low-Temperature Heat Treatments on
the Surface Properties of Oxidized Silicon", Philips Res.
Rpts., 20, 578-594, (1965).
Kooi, E., "Effects of Ionizing Irradiations on the Pro-
perties of Oxide-Covered Silicon Surfaces", Philips Res.
Rpts. 20, 595-619, (1965).
Kooi, E., "Influence of Heat Treatments and Ionizing
Irradiations on the Charge Distribution and the Number of
Surface States in the Si-SiO 2 System', IEEE Trans. Electron
Devices, ED-13, 238-245, (1966).
A-52
l
l
l
115.
116.
117.
118.
119.
120.
121.
122.
123.
124.
125.
Krongelb, S. and T. O. Sedgwick, "Low Temperature Environ-
mental Effects on Pyrolytic SiO2", 1966 Spring Meeting of
the Electrochemical Society, Cleveland, Ohio, Abstract No. 54.
Krueger, A. F. and E. E. Griffin, Jr., "Transient Radiation
Effects on Thin Film Field Effect Transistors', IEEE Annual
Conference on Nuclear and Space Radiation Effects, July 12, 1965.
Kuper, A. B. and E. H. Nicollian, "Effect of Oxide Hydration
on Surface Potential of Oxidized P-Type Silicon', 1964
Fall Meeting, Electrochem Soc., Abstract #131, J. Electro-
chem Soc. 112, 528-530 (1965).
Law, J. T., "The High Temperature Oxidation of Silicon',
J. Phys. Chem., 6__ll,1200-1205, (1957).
Lee, R. W., R. C. Frank, and D. E. Swets, "Diffusion of
Hydrogen and Deuterium in Fused Quartz', J. Chem. Phys. 36,
1062-1071, (1962).
Lee, R. W., ,Diffusionof Hydrogen in Natural and Synthetic
Fused Quartz", J. Chem. Phys., 38, 448-455, (1963).
Lee, R. W., _On the Role of Hydroxyl in the Diffusion of
Hydrogen in Fused Silica", Phys. Chem. Glasses, 5, 35-43,
(1964).
Lehman, H. S., "chemical and Ambient Effects on Surface
Conduction in Passivated Silicon Semiconductors', IBM
Journal, 8, 422-426, (1964).
Lehovec, K., A. Slobodskoy, and J. L. Sprague, "Field
Effect-Capacitance Analysis of Surface States on Silicon',
Phys. Stat. Sol,, _, 447-464 (1963).
Lehovec, K. and A. Slobodskoy, "Impedance of Semiconductor-
Insulator-Metal Capacitors", Solid-State Electronics _,
59-79, (1964).
Lehovec, K., P. Ho, and L. Fedotowsky, "Transient Effects
in M-O-S Structures Induced by Changes of Temperature and
of the Ambient Atmosphere", IEEE Solid-State Device Research
Conference, Princeton, N.J., June 1965.
A-53
i
!
!
!
!
!
!
126.
127.
128 •
129 •
130.
131.
132.
133.
134.
135 •
136 •
137.
138.
Leistiko, O., Jr., A. S. Grove, and C. T Sah, "Electron
and Hole Mobilities in Inversion Layers on Thermally
Oxidized Silicon Surfaces, " IEEE Trans. Electron Devices,
ED-12, 248-254, May 1965.
Lell, E., "Radiation Effects in Doped Fused SiO 2 Silica",
Phys. and Chem. of Glasses _, #3, 84-94 (1962).
Leu_Derger, P., _N-Inversion Layers on Oxidized P-Type
Silicon", Proc. IEEE 53, 1761 (1965).
Lieberman, M. A. and G. Averkio% "Control of Silicon
Oxidation Rate by Varying Water Vapor Pressure", 1965
Spring Meeting Electrochem Soc., San Francisco, Abstract #91.
Ligenza, J. R. and W. G. Spitzer, "The Mechanisms for Silicon
Oxidation in Steam and Oxygen", J. Phys. Chem. Solids, 14,
131-136, (1960).
Ligenza, J. R., "Effect of Crystal Orientation on Oxidation
Rates of Silicon in High Pressure Steam', J. Phys. Chem.,
65, 2011-2014 (1961).
Ligenza, J. R., "Oxidation of Silicon by High-Pressure Steam",
J. Electrochem Soc. i0___9,73-76, (1962).
Ligenza, J. R., "Silicon Oxidation in an Oxygen Plasma
Excited by Microwaves',1964 Spring Meeting Electrochem
Soc., Toronto, Abstract #73.
Ligenza, J. R. and E. I. Povilonis, "Deposition of Silica
by Sputtering through Plasmas", 1964 Fall Meeting, Electro-
chem Soc., Washington, Abstract #138.
Lindmayer, J., "Heterojunction Properties of the Oxidized
Semiconductor", Solid-State Elec., 8, 523-528, (1965).
Lindmayer, J., "Current Transients in Insulators", J.
Appl. Phys. 36, 196-201 (1965).
Lindmayer, J. and K. M' Busen, "The Semiconductor-Oxide
Interface as a Heterojunction", Trans. Met. Soc. AIME,
233____,530-535, (1965).
Lindmayer, J., "Field Effect Studies of the Oxidized Silicon
Surface", Solid-State Electronics _, 225-235, (1966).
! A-54
139 •
140.
141.
Lindner, R., "Semiconductor Surface Varactor", BSTJ 41,
803-831, (1962).
Logan, J. S. and D. R. Kerr, "Migration Rates of Alkali
Ions in SiO 2 Films', Solid State Device Research Conference,
Princeton, N. J., June 21-23, 1965.
Long, D. M., "The Transient Radiation Response of Insulated
Gate Field Effect Transistors", Twelfth East Coast Conference
on Aerospace and Navigational Electronics, Baltimore, Md.,
October 1965.
142.
143.
144.
i45.
146.
147.
148.
149.
150.
Lukev, F., and E. Schmidt, "The Oxidation of Silicon in Dry
Oxygen", J. Phys. Chem. Solids, 26, 1353-1357, September 1965.
MacKenna, E. L. and W. H. Legat and W. P. Cox, "Vapor
Deposition of SiO 2 on Si", 1966 Spring Meeting of the
Electrochemical Society, Cleveland, Ohio, Abstract No. 53.
Maguire, T., "Silicon's New Wonder Drug', Electronics, 39,
#i, 156-164 (1966).
Mathews, J. R., W. A. Griffin, and K. H. Olson, "inversion
of Oxidized Silicon Surfaces by Alkali Metals", J. Electro-
chem. Soc., 112_, 899-902, (1965).
Mattauch, R. J. and R. W. Lade, "Surface State Density
Variations on MOS Structures Due to Gamma Radiation",
Proc. IEEE 53, 1748 (1965).
McCaldin, J. O., and A. E. Widmer, "Alkali Ion Doping of
Silicon", Proc. IEEE 52___,301-302 (1964).
McCaldin, J. 0., M. J. Little, and A. E. Widmer, "The
Solubility of Sodium in Silicon", J. Phys. Chem. Solids,
26_, 1119-1123 (1965).
Messenger, G. C. and E. J. Steele, "Displacement Damage
in MOS Transistors', IEEE Annual Conference on Nuclear and
Space Radiation Effects, July 12, 1965.
Messenger, G. C., E. J. Steele, and M. Neustadt, "Displace-
ment Damage in MOS Transistors", IEEE Trans. on Nuclear
Science, NS-12, 78-82 (1965).
A-55
151.
152.
153.
154.
155.
156.
157.
158.
159.
160.
161.
162.
Metz, E. D., "Silicon Transistor Failure Mechanisms Caused
by Surface Charge Separation', Physics of Failure in Elec-
tronics, Vol. 2, Goldberg and Vaccaro, eds., RADC Series in
Reliability AD 434329 (1964).
Meyer, D. E., "Retention of HF on Surfaces Common to
Silicon Devices, II", 1966 Spring Meeting of the Electro-
chemical Society, Cleveland, Ohio, Abstract No. 56.
Mitchell, M. M., and N. H. Ditrick, "Stability Effects in
M'_S Enhancement Transistors", Solid State Design, 6, #ii,
19-22, (1965).
Miura, Y.,'Effect of Orientation on Surface Charge Density
at Silicon-Silicon Dioxide Interface', Jap. J. Appl. Phys.
4, 958-961 (1965).
Miura, Y., S. Tanaka, Y. Matukura, and H. Osafune, "Silicon
Dioxide Films Doped With Phosphorus', J. Electrochem. Soc.
113, 399-401 (1966).
Moll, J. L., "Variable Capacitance With Large Capacity
Change", 1959 XRE Wescon Convention Record.
Moulson, A. J., and J. P. Roberts, "Entry of Water Into
Silica Glass', Nature 182, 200-201 (1958).
Moulson, A. J. and J. P. Roberts;' "Water in Silica Glass",
Trans British Ceramic Soc. 59, 388-399 (1960).
Moulson, A. J., and J. P. Roberts, "Water in Silica Glass",
Trans. Faraday Soc., 57, 1208-1216 (1961).
Nelson, C. M., and R. A. Weeks, "Trapped Electrons in
Irradiated Quartz and Silicon: I, Optical Absorption",
J. Am. Ceramic Soc., 43, 396-399 (1960).
Nelson, C. M. and J. H. Crawford, Jr., "Optical Absorption
in Irradiated Quartz and Fused Silica", J. Phys. Chem.
Solids, _ 295-305 (1960).
Nicollian, E. H. and A. Goetzberger, "Lateral AC Current
Flow Model for Metal-Insulator-Semiconducotr Capacitors",
IEEE Trans Electron Devices, ED-12, 108-117, (1965).
A-56
II
I
I
I
I
I
I
P
163 •
164.
165.
166.
167.
168.
169.
170.
171.
172.
173.
Nicollian, E. H. and A. Goetzberger, "Measurement of Fast
Surface State Parameters by the A-C MOS Conductance Method",
IEEE Solid State Device Research Conference, Princeton,
N.J., June 1965.
Nicollian, E. H., and A. Goetzberger, "MOS Conductance
Technique for Measuring Surface State Parameters', Appl.
Phys. Letters, 7_, 216-219, (1965).
Norton, F. J., "Permeation of Gaseous Oxygen Through Vitreous
Silica", Nature, 19___i,701 (1961).
Norton, F. J., "Helium Diffusion Through Glass", J. Am.
Ceramic Soc., 36__, 90-96 (1953).
Osafune, H. Y. Matukura, S. Tanaka, and Y. Miura, "Vapor
Grown Films of SiO 2 Doped with Phosphorus", 1965 Fall
Meeting of the Electrochemical Society, Buffalo, N. Y.,
Abstract ll0.
Olmstead, J., J. Scott, and P. Kuznetzoff, "Hydrogen-
Induced Surface Space-Charge Regions in Oxide-Protected
__** , _ Trans. Elect. Devices, ED-12, 104-107,
(iw65).
O'Reilly, T. J., "The Transient Response of Insulated-Gate
Field-Effect Transistors" Solid'State Electronics, 8,
947-956 (1965).
Owen, A. E., R. W. Douglas, "The Electrical Properties of
Vitreous Silica", J. Soc. Glass Tech., 43, 159T-178T, (1959).
Owen, A. E., "Properties of Glasses in the System CaO-B203-
A1203, Part i. The D.C. Conductivity and Structure of
Calcium Boroaluminate Glasses", Phys. and Chem. of Glasses,
_, 87-98, (1961).
Owen, A. E. "Electric Conduction and Dielectric Relaxation
in Glass" Progress in Ceramic Science, 3, 77-196 (1963)
Peck, D. S., R. R. Blair, W. L. Brown, and F. M. Smits,
"Surface Effects of Radiation on Transistors", BSTJ 42,
95-130, (1963).
A-57
174 • Peterson, D., "Evaluation of Vapor Plated Oxide Films for
Capacitor Dielectrics', IEEE Trans. Component Parts CP-10,
119-122 (1963).
175. Peterson, D. R., H. B. Bell, and A. L. _pstein, "Passivation
of Semiconductor Surfaces by Vapor Deposited Vitreous Films',
1964 Fall Meeting, Electrochem Soc. Washington, D. C ,
Abstract #135.
176. Pliskin, W. A. and H. S. Lehman, "Densification of Pyro-
lytic Silicon Dioxide Films', 1964 Spring Meeting Electro-
chem Soc., Toronto, Abstract #76.
177.
178.
Pliskin, W. A. and R. P. Gnall, "Evidence for Oxidation
Growth at the Oxide-Silicon Interface From Controlled
Etch Studies", J. Electrochem Soc., iii____,872-873, (1964).
Pliskin, W. A. and E. E. Conrad, "Nondestructive Deter-
mination of Thickness and Refractive Index of Transparent
Films", IBM J. Research and Development 8, 43-51, (1964).
179. and H.Pliskin, W.A. S. Lehman, "Evaluation of Silicon
i oxide Films', 1964 Fall Meeting, Electrochem Soc.,Washington, D. C., Abstract #128.
I 180. Pliskin, W. A., "Reactivity and Bond Strain of ElectronGun Evaporated SiO 2 Films", RecentNews Pape_ Spring
Meeting, Electrochem Soc., San Francisco, May 1965,
I J. Electrochem Soc. 112____,148c.
181. Pliskin, W. A., and R. P. Esch, "Refractive Index of SiO 2
Films Grown on Silicon", J. Appl. Phys., 36, 2011-2013,
June 1965.
182. Pliskin, W. A., "Fused Glass Penetration into Thermally
Grown Silicon Dioxide Films', 1965 Fall Meeting of the
I Electrochemical Society, Buffalo, N.Y., Abstract 113.
183. Pliskin, W. A., "The Effect of Phosphorus in SiO 2 as Shown
by Infrared Spectroscopy", Appl. Phys. Letters, !, 158-159,
(1965).
184. Pliskin, W. A., and H. S. Lehman, Structural Evaluation
of Silicon Oxide Films', J. Electrochem. Soc., 112,
1013-1019, (1965) .
!
A-58
!
185. Pliskin, W. A., "Separation of the Linear and Parabolic
Terms in the Thermal Oxidation of Silicon", presented at
the 1965 Fall Meeting of the Electrochemical Society,
Buffalo, N. Y., "Recent News" paper.
186 • Powell, C. F., I. E. Campbell, and B. W. Gonser, "Vapor
Plating, the Formation of Coatings by Vapor Deposition
Techniques", John Wiley and Sons, New York (1955).
187. Proctor, T. M. and P. M. Sutton, "Space-Charge Development
in Glass', J. Am. Chem. Soc., 43, 173-179, (1960).
188. Raymond, J., E. Steele, and W. Chang, "Radiation Effects
in Metal-Oxide-Semiconductor Transistors", IEEE Trans.
Nuclear Science NS,!2, 457-463, (1965).
189. Reizman, F., "Optical Thickness Measurement of Thin Trans-
parent Films on Silicon", J. Appl. Phys., _ 12, 3804-3807
(1965).
190. Revesz, A. G. "The Defect Structure of Grown Silicon
Dioxide Films", IEEE Trans. Electron Devices, ED-12,
97-102, (1965).
191. Revesz, A. G. and K. H. Zaininger, "Influence of Oxidation
Rate and Heat Treatment on the Density of Surface States
in the Si-SiO 2 System", Solid State Device Research Con-
ference, Princeton, N. Jo, (June 1965).
192. Revesz, A. G. and K. H. Zaininger, "The Influence of oxida-
tion Rate and Heat Treatment on the Si Surface Potential
in the Si-SiO 2 System", IEEE Trans. Electron Devices,
ED-13, 246-255, (1966).
193. Robertson, H. M., J. E. McNamara, and R. M. Wanner, Jr.,
"A Note on Silicon Oxide Film Thickness Measurement",
J. Appl. Phys. _ 2909 (1962).
194. Rosier, L. L., "Surface State and Surface Recombination
j Velocity Characteristics of Si-SiO 2 Interface", IEEESolid State Device Research Conference, Princeton, N. J.,
June 1965, also IEEE Trans. Electron Devices, ED-13,
J 260-268, (1966).
A-59
195.
196.
197.
198.
199.
200.
201.
202.
203.
204.
205.
206.
Sah, C. T., "Characteristics of the Metal-Oxide-Semiconductor
Transistors', IEEE Trans Electron Devices, ED-I_____I,324-345,
(1964).
Schmidt, J. D., "Integrated MOS Transistor Random Access
Memory", Solid State Design 6, #i, 21-25, (1965).
Schmidt, P. F. and A. E. Owen, "Anodic Oxide Films for
Device Fabrication in Silicon. I. The Controlled
Incorporation of Phosphorus Into Anodic Oxide Films on
Silicon", J. Electrochem Soc. 11__!1,682-688, (1964).
Schmidt, P. F. and J. E. Sandor, "The Semiconductor-
Oxide Interface', Trans. Met. Soc. AIME, 23___3,517-523, (1965).
Schmidt, P. F., "Electronic Interaction Between Impurities
in the oxide Film and the Semiconductor Substrate", IEEE
Trans Electron Devices, ED-12______,102'104, (1965).
Schmidt, R., "Growth of Drift-Free Silicon-Dioxide",
Recent News paper, 1965 Spring Meeting, Electrochem Soc.,
San Francisco, J. Electrochem Soc. 112___,150c, (1965).
Schroen, W,, "Influence of Non-Equilibrium Carriers on the
Surface Breakdown of N+ P Diodes and MOS Structures", IEEE
Solid State Device Research Conference, Princeton, N. J.,
(1965).
Seraphim, D. P., A. E. Brennemann, F. M. d'Heurle, and
H. L. Friedmann, "Electrochemical Phenomena and Thin Films
of Silicon Dioxide on Silicon', IBM Journal, 8, 400-409,
(1964).
Shockley, W. and G. L. Pearson, "Modulation of Conductance
of Thin Films of Semiconductors by Surface Charges", Phys.
Rev. 7__4, 232-3, (1948).
Shockley, W., "A Unipolar 'Field-Effect' Transistor",
Proc. IRE 40__, 1365-1376, (1952).
Shockley, W., H. J. Queisser, and W. W. Hooper, "Charges
on oxidized Silicon Surfaces", Phys. Rev. Letters, ii,
489-490, (1963).
Shockley, W., W. W. Hooper, H. J. Queisser, and W. Schroen,
"Mobile Electric Charges on Insulating Oxides With Appli-
cation to Oxide Covered Silicon P-N Junctions" Surface#
Science _, 277-287, (1964).
A-60
207.
208.
209.
210.
211.
212.
213.
214.
215.
216.
Snow, E. H., A. S. Grove, B. E. Deal, and C. T. Sah,
"Ion Transport Phenomena in Insulating Films", 1964
Fall Meeting, Electrochem Society, Washington, Abstract
1297 also J. Appl. Phys. 36, 1664-1673, (1965).
Snow, E. H., "Ion Migration and Space Charge Polarization
in Glass Films', Solid State Device Research Conference,
Princeton, N. J., June 21-23, 1965.
Snow, E. H. and B. E. Deal, "Polarization Phenomena and
Other Properties of Phosphosilicate Glass Films on Silicon",
J. Electrochem Soc. 113, 263-269, (1966).
Sonder, E. and L. C. Templeton, "Gamma Irradiation of
Silicon. I. Levels in N-Type Material Containing Oxygen",
J. Appl. Phys. 31, 1279-1286, (-1960).
Sonder, E. and L. C. Templeton, "Gamma Irradiation of
Silicon. II. Levels in N-Type Float-Zone Material",
J. Appl. Phys 34, 3295-3301, (1963).
Sonder, E. and L. C. Templeton, "Gam_.a Irradiation of
Silicon. III. Levels in P-Type Material _, J. Appl. Phys.
36, 1811-1815, (1965).
Speth, A. J., and F. F. Fang, "Effects of Low-Energy Electron
Irradiation on Si-Insulated Gate FETs,", Appl. Phys. Letters, 7,
145-146, (1965).
Spitzer, W. G. and J. R. Ligenza, "Oxygen Exchange Between
Silica and High Pressure Steam', J. Phys. Chem. Solids, 17,
196-202, (1961).
Sprague, J. L., J. A. Minahan, and O. J. Wied, "Physical
and Dielectric Properties of the Metal-Silicon Dioxide-
Silicon System', J. Electrochem Soc. 109, 94-98, (1962).
Standage, A. E. and M. S. Gani, "The Reaction Between
Vitreous Silica and Molten Aluminum", presented at the
67th Annual Meeting of the American Ceramic Society,
Philadelphia, Pa., May 1965.
A-61
217. Stanley, A. G., "Effects of Electron Irradiation on Metal-
Oxide Semiconductor Transistors", Proc. IEEE, 53, 627-32,
(1965).
218. Steinmaier, W. and J. Bloem, "Successive Growth of Si and
SiO 2 in Epitaxial Apparatus", J. Electrochem Soc. iii,
219. Stevels, J. M. and A. Kats, "The Systematics of Imperfections
_n Silicon-Oxygen Networks", Philips Res. Rpts., ii, 103-114
(1956).
220.
221.
222.
223.
224.
225.
226.
227.
Stickler, R., "The Structure and Perfection of Thermally-
Grown Oxide Films on Silicon", Recent News, 1965 Spring
Meeting, Electrochem Soc., San Francisco, J. Electrochem
Soc. 112, 148c, (1965).
Stickler, R., E. D. Wooley, and T. L. Chu, "Effects of
Phosphorus Diffusions in Epitaxial Silicon Layers", J.
Electrochem. Soc., 112, 260c, (1965).
Sullivan, D. C., "Transient Radiation Induced Response of
MOS Field Effect Transistors", IEEE Annual Conference on
Nuclear and Space Radiation Effects, Ann Arbor, Michigan,
July 12, 1965.
Sullivan, D. C. "Transient Radiation-Induced Response of
MOS Field Effect Transistors', IEEE Trans. of Nuclear
Science NS,! 2, #6, 31-37, (1965).
Szedon, J. R. and J. E. Sandor, "The Effect of Low-Energy
Electron Irradiation of Metal-Oxide-Semiconductor Structures",
Appl. Phys. Letters 6, 181-182, (1965).
Terman, L. M., "An Investigation o_ Surface States at a
Silicon/Silicon oxide Interface Employing Metal-Oxide-
Silicon Diodes", Solid State Electronics, _, 285-299, (1962).
Thomas, J. E., Jr., and D. R. Young, "Space-Charge Model
for Surface Potential Shifts in Silicon Passivated With Thin
Insulating Layers", IBM Journal, 8, 368-375, (1964).
Tokuyama, T., "Passivation of Silicon Devices by Two Layer
Oxide Coatings", 1965 Spring Meeting Electrochem Soc.,
San Francisco, Abstract #92.
A-62
I
I
I
I
I
I
228.
229 •
230.
231.
232.
233.
234.
235.
236.
237.
238.
Tombs, N. C., H. A. R. Wegener, R. Newman, B. T. Kenney,
and A. J. Coppola, "A New Insulated-Gate Silicon Transistor",
Proc. IEEE, 54, 87-89, (1966).
Tombs, N. C., H. A. R. Wegener, R. K. Wheeler, B. T. Kenney,
and A. J. Coppola, "A New Insulated-Gate Transistor",
Solid State Circuits Conference, Philadelphia, Pa.
Febrnary 10, 1966.
Tung, S. K. and R. E. Caffrey, "The Deposition of Oxide
on Silicon by the Reaction of a Metal Halide With a
Hydrogen-Carbon Dioxide Mixture", Trans. Met. AIME, 233,
572-577, (1965).
Valletta, R. M., J. A. Perri, and J. Riseman, "Reactively
Sputtered SIO 2 Films", 1964 Fall Meeting, Electrochem.
Soc., Washington, Abstract #137.
Wallmark, J. T., "The Field-Effect Transistor - A Review",
RCA Review, 24, 641-660, (1963).
Wallmark, J. T., "The Field-Effect Transistor - An Old
Device With New Promise", IEEE Spectrum i, #3, I_9_IQI
(1964).
Wanlass, F. M. and C. T. Sah, "Nanowatt Logic Using Field-
Effect Metal-Oxide-Semiconductor-Triodes (MOSTs)", Digest
of Technical Papers, International Solid State Circuits
Conference, Lewis Winner, Inc., New York (1963).
Wanlass, F. M., "Metal-Oxide-Semiconductor Field-Effect
Transistors and Microcircuit', 1963 Western Electronic Show
and Convention•
Wanlass, F. M., "Novel Field-Effect Device Provides Broad-
band Gain', Electronics, 36, #44, 30-33, (1963).
Wannemacher, H. E., "Gamma, Electron, and Proton Radiation
Exposures of P-Channel, Enhancement Metal Oxide Semiconductor,
Field Effect Transistors", X-716-65-351, Goddard Space Flight
Center.
Weeks, R. A. and E. Lell, "Relation Between E' Centers and
Hydroxyl Bonds in Silca" J. Appl. Phys , _ 1932-38, (19G4), Q •
A-63
239.
240.
241.
242.
243.
244.
245.
246.
247.
248.
249.
Weyl, W. A., "VI Coloured Glasses, Part V, "The Fluorescence
and the Solarisation of Glasses B. The Solarization of Glasses"
J. SOC. Glass Technology, 30, 90-172, (1946).
Weyl, W. A. and E. C. Marboe, "The Constitution of Glasses
- A Dynamic Interpretation", Vols. I and II, Intersciences
Publishers, New York, (1962).
Whelan, M.V., "Influence of Charge Interactions on
Capacitance versus Voltage Curves in MOS Structures",
_hilips Res. Rpts., 20, 562-577, (1965).
Whelan, M. V., "Graphical Relations Between Surface Parameters
of Silicon, to be Used in Connection With MOS-Capacitance
Measurements", Philips Res. Rpts., 20, 620-632, (1965).
Williams, R., "Photoemission of Electrons From Silicon Into
Silicon Dioxide", IEEE Solid State Device Research Conference,
Princeton, N. J., June 1965.
Williams, R., "Photoemission of Electrons From Silicon Into
Silicon Dioxide', Phys. Rev., 14___0,A569-A575, October 1965.
Yamin, M., "Charge _torage Effects in SiO2 Films', IEEE
Trans. Electron Devices, Vol. ED-12, 88-96, March 1965;
1964 Spring Meeting, Electrochem. Soc., Toronto, Abstract
#75; IEEE Solid State Device Research Conference, Boulder,
Colorado, July 1964.
Yamin, M., "Observations on Phosphorus Stabilized SiO 2
Films", Recent News paper, 1965 Spring Meeting, Electrochem
Soc., San Francisco, J. Electrochem Soc. ii___2,149c, (1965).
Yamin, M., "Observations on Phosphorus Stabilized SiO 2 Films",
IEEE Trans. Electron Devices, ED-13, 256-259, (1966).
Yon, E., W. H. Ko, and A. B. Kuper, "Sodium Distribution in
Oxide by Radiochemical Analysis and Its Effect on Silicon
Surface Potential", 1965 International Electron Devices
Meeting Paper 19.2.
Yon, E., A. B. Kuper, and W. H. Ko, "Radioactive Sodium
Distribution in Thermal Oxide on Silicon", presented at the
1965 Fall Meeting of the Electrochemical Society, Buffalo,
N.Y., "Recent News" paper.
A-64
250.
251.
252.
253.
254.
255.
256.
257.
258.
259.
260.
Yon, E., W. H. Ko, and A. B. Kuper, "Sodium Distribution in
Thermal Oxide on Silicon by Radiochemical and MOS Analysis",
IEEE Trans. Electron Devices, ED-13, 276-280, (1966).
Zaininger, K. H., and G. Warfield, "Hydrogen Induced
Surface States at a Si-SiO 2 Interface", Proc. of IEEE, 52,
972-973, ,Io=A_
Zaininger, K. H. and G. Warfield, "Limitations of the MOS
Capacitance Method for the Determination of Semiconductor
Surface Properties", IEEE Trans. Electron Devices, ED-12,
179-193, (1965).
Zaininger, K. H. and A. G. Revesz, "Influence of Oxidation
Rate and Heat Treatment on the Density of Surface States in
the Si-SiO 2 System", Appl. Phys. Letters, [, 108-110, (1965).
Fairchild Semiconductor, Interim Engineering Progress
Report for the period 15 June 1965 to 31 August 1965 on
Contract No. AF 33(615)-2784 for "Development of Manufacturing
Methods for Field Effect Devices".
Fairchild Semiconductor, Interim Engineering Progress
Report, IR-8-320(II), for the period September-November 1965
on Contract No. AF 33(615)-2784 for "Development of Manu-
facturing Methods for Field Effect Devices".
Hughes Aircraft Company Semiconductor Division, "Transistor
Design Effects on Radiation Resistance", Final Report
(Contract No. DA 36-039-AMC-02352(E)), covering the period
June 15, 1963 to June 30, 1964, ASTIA-451406.
NASA Technical Brief #66-10091, "Vapor Grown Silicon
Dioxide Improves Transistor Base-Collector Junction".
Electronic News, Staff Article, "New Process Called Spur
to Semiconductor Use", p. 45, January i0, 1966.
Bell Telephone Laboratories, "A Summary of Surface Effects
of Radiation on Semiconductor Devices", Scientific Report
No. 1., date 1 December 1965, AFCRL-65-898, prepared for
Air Force Cambridge Research Laboratories on Contract No.
AF 19(628)-4157, Project No. 4608, Task 460801.
Stanley, A. G., "Effect of Electron Irradiation on N-
Channel MOS Transistors," Proc. IEEE, 53, 2150 (December
1965).
A-65
Additional Bibliography
261. Johnson, J. E., "Physical Processes in Insulated-Gate Field-
Effect Transistors," Solid-State Electronics, l, 861-871
(1964).
262. Meyer, D.E., C. R. Fuller, A. M. Bryant, and S. S. Baird,
"Retention of HF on Surfaces Common to Silicon Devices," 1965
Spring Meeting of the Electrochemical Society, San Francisco,
Abstract #113.
263. Deal, B. E., A. S. Grove, and E. H. Snow, "Surface-State
Charge Density (Qss) of Thermally Oxidized Silicon: Effect of
Oxidation Conditions, " 1966 Spring Meeting of the Electro-
chemical Society, Cleveland, Ohio, Recent News Paper, Abstract
No. 16.
264. Fitzgerald, D. J., and A. S. Grove, "A Simple Method for
Studying Recombination-Generation at Oxidized Silicon Sur-
faces," 1966 Spring Meeting of the Electrochemical Society,
Cleveland, Ohio, Recent News Paper, Abstract No. 17.
265. Burkhardt, P. J., "Tracer Evaluation of Hydrogen Distribution
in Steam Grown SiO2 Films, " 1966 Spring Meeting of the Electro-
chemical Society, Cleveland, Ohio, Recent News Paper, Abstract
No. 18.
266. Williams, R., "Photoemission of Electrons from Silicon into
Silicon Dioxide, Effects of Ion Migration in the Oxide,"
J.A.P., 37, #4, 1491-1494 (1966).
267. Meinhard, J. E., "Hydrogen Isotope Investigation of
Passivation Silicon Oxides, " 1966 Spring Meeting of the Electro-
chemical Society, Cleveland, Ohio, Recent News Paper, Abstract
No. 19.
268. Goetzberger, A., "Influence of an Electric Field During Low
Temperature Annealing on Surface Charge in Oxidized Silicon
Surfaces," 1966 Spring Meeting of the Electrochemical Society,
Cleveland, Ohio, Recent News Paper, Abstract No. 20.
269. Collins, F. C., and M. Schrager, "Electrochemical Behavior of
Grown Oxide Films on Silicon II, " 1966 Spring Meeting of the
Electrochemical Society, Cleveland, Ohio, Recent News Paper,
Abstract No. 22.
A-66
270. Dalton, J. V., "Sodium Drift and Diffusion in Silicon Nitride
Films, " 1966 Spring Meeting of the Electrochemical Society,
Cleveland, Ohio, Recent News Paper, Abstract No. 23.
271. Szedon, J. R., T. L. Chu, and G. A. Gruber, "Effects of Low
Energy Electron Irradiation on the Properties of the Silicon-
Silicon Nitride System, " 1966 Spring Meeting of the Electro-
chemical Society, Cleveland, _v.._v, P_cent _a D_pe_v,.........Ah.q_va_t
No. 25.
272. Tarui, Y., Y. Komiya, and H. Teshima, "The Built-In Voltage
in a MOS Structure, " 1966 Spring Meeting of the Electro-
chemical Society, Cleveland, Ohio, Recent News Paper, Abstract
No. 27.
273. Sedgwick, T. O., and S. Krongelb, "Surface Electrical
Properties of SiO2 Passivated Ge Surfaces, " 1966 Spring
Meeting of the Electrochemical Society, Cleveland, Ohio,
Recent News Paper, Abstract No. 28.
274. Revesz, A. G., K. H. Zaininger, and R. J. Evans, "Deviations
from Parabolic Growth in the Terminal Oxidation of Silicon, "
Applied Physics Letters, 8; #3: _ebruary 1966).
275. Stanley, A. G., and H. A. R. Wegener, "Effects of Electron
Irradiation of Metal-Nitride-Semiconductor Insulated Gate
Field-Effect Transistors," Proc. IEEE, 5__4 784-785 (May 1966).
276. "Field-Effect Transistors: Physics, Technology and
Applications, " edited by J. Torkel Wallmark and Harwick
Johnson, Prentice-Hall, Inc., Englewood Cliffs, N.J., 1966.
277. Kerr, D. R., "Methods for Measuring Ionic Conduction in
Passivation Films," 1966 Spring Meeting of the Electrochemical
Society, C_ veland, Ohio, Abstract #14.
278. Zaininger, K. H., "Electron Bombardment of MOS Capacitors,"
Applied Physics Letters, 8, 140-142 (1966).
279. Aalberts, J. H. and M. L. Verheijke, The Solid Solubility
of Nickel in Silicon Determined by Neutron Activation Analysis,
Applied Physics Letters, l__ 19-20 (1962).
A-67
280. Sah, C. T. and H. C. Pao, "The Effects of Fixed Bulk Charge
on the Characteristics of Metal-Oxide Semiconductor
Transistors, "IEEE, Trans Electron Devices ED-13, 393-409 (1966) .
281. Tarui, Y., Y. Komiya, H. Teshima and K. Nagai, "Surface
States of Silicon-Silicon Dioxide Interface Grown by Vapor
Deposition," Jap. J. Applied Physics, 5, 275-288 (1966).
282. Nishi, Y., "Electron Spin Resonance in G_,_% on ........
Jap. J. Applied Physics, 5, 333 (1966).
283. Goodman, A. M., "Photo Emission of Electrons from Silicon and
Gold into Silicon Dioxide", Physics Rev., 14___4, 588-593 (1966).
284. Grove, A. S., and E. H. Snow, "A Model for Radiation Damage
in Metal-Oxide-Semiconductor Structures," Proc. IEEE, 54
894-895 (1966).
A-68
APPENDIX B
DEVICE EVALUATION DATA
Summary of Charqe Densities in MOS Capacitors on n-Type and p-Type Si
Table B-I is a summary of the measured charge densities found
in MOS capacitors prepared on phosphorus doped silicon. Table B-2
is similar to Table B-I except that the silicon involved is boron
doped instead of phosphorus doped.
The silicon wafers were all cleaned with the same sequence of
cleaning steps using both organic and inorganic solvents. The final
step in the silicon surface preparation was either an etch in an
acid solution containing HF, HNO 3 and HAc followed by a 1-minute
rinse in DI H20, or it was a deposition of a fresh layer of epitaxial
silicon.
The temperature at which the oxide, or nitride, layer was
formed is given. The rinse or etch of the oxide preparatory to the
metaiization is shown. These pre-metalization treatments were
either:
i. None,
• Five seconds in i0:i H20:HF followed by a 1-minute rinse
in _O (deionized H20 in all cases),
• Five seconds in buffered HF (2 parts NH4F, 1 part HF,
3 parts H20) followed by a l-minute rinse in H20,
4. Thirty seconds in H20, or
5. One minute in methanol.
Each sample was alloyed in dry N 2 at 475°C for five minutes except
as otherwise noted in Table B-I. Other variations also are noted
in Table B-1.
All the charge densities were calculated as described in
subsection 2.6 of the body of this report•
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_ne symbol L in Tables B-1 and B-2 means that the measured
mobile ion density was less than i0 l0 cm -2. The symbol T means
there was more trapping instability than mobile ion instability.
Threshold Voltaqes and Mobile Charqe Densities of Transistors
Table B-3 shows the threshold voltages and mobile charge
d=**_t_=_ that .... measured _ _-_Q_ _ were fabricated
to establish feasibility that the improvements achieved in
capacitor structures are compatible with transistor fabrication
processes. The symbols L and T have the same meanings as stated
above for Tables B-I and B-2.
Influence of Transistor Processinq Steps on the Mobile Ion Density
Table B-4 shows the results of an experiment to determine the
source of mobile charge that was found in the first groups of
transistors that were made to establish that transistors can be
made with the improvements found in the experiments with capacitors.
The variables are those that are involved in the fabrication of
transistors but not in the fabrication of capacitors.
Results of an Experiment to Determine the Effects of Alloyinq_
the Dryness of the Oxide, and the Temperatures Used in Mountin q
Table B-5 shows the results of a series of experiments designed
to show the effects of the alloying process (475aC, dry N2, 5 min),
the relative dryness of the oxide, and of the temperatures used in
mounting and packaging on the densities of immobile charge, alkali
ions and RT ions in MOS capacitors.
The oxides were thermally grown in dry 02 at 1200°C to a
thickness of 2000 A. The dry oxides were cooled at and removed
through the gas outlet end of the oxidation chamber. The very dry
oxides were cooled at and removed through the gas inlet end of the
oxidation chamber.
The difference between piain and gold refers to whether the
bottom of the silicon wafer was coated with-evaporated gold. Those
devices that had the evaporated gold layer were mounted at lower
temperatures. The plain chips were chip bonded at 400°C and wire
bonded at 300°C. Chips with gold were chip bonded at 340°C and
wire bonded at 25°C. This reduction in temperature for wire bonding
was possible because an ultrasonic bonder was used.
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The difference between wax and no wax refers to whether Apiezon
wax was used to protect the top of the wafer while the oxide was
etched from the bottom.
This data shows the reduction in immobile charge density that
we routinely find for heat treatments at lower temperatures; i.e.,
the devices that were alloyed have lower immobile charge densities,
and those (plain) devices that were mounted at the higher temperature
have the lower immobile .... _ .....u_,a_ density _,,_ ............ a!k =I_
ions or RT ions were not clearly influenced by any of the variables
in this experiment.
Effects of Variables at Metalization
Table B-6 shows the results of experiments to show the effects
of variables associated with the metalization and pre-metalization
treatment of the oxide.
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TABLE B-I
SUMMARY OF TIM EXPERIM
ON n-TYPE MATERIAL, PHOS
Sample
Number
Silicon Insulator Pre- Resisti_
Surface Formation Metalization of Sili(
Preparation Temperature Preparation Orienta!
Thermally
Formed
SiO 2
CO 2 Vapor
Plated
SiO 2
IA EP 1200°C None
119 Liquid 1200 None
119 Liquid 1200 None
119 Liquid 1200 None
122 Liquid 1200 None
122 Liquid 1200 None
123 Liquid 1200 None
125 Liquid 1200 None
144 Liquid 1200 None
148A Liquid 1200 None
151 Liquid i000 None
153 Liquid 1200 I0: i H20: HF
163 Liquid 900 Buffered HF
176B Liquid 1200 None
177A Liquid 1200 I0:I H20:HF
178A_152 Liquid 1200 None
178B Liquid 1200 Buffered HF
179B Liquid 1200 30 s DI H20
184 A Liquid 1200 30s DI H20
184B Liquid 1200 I0:I H20:HF
185A Liquid 1200 i0:I H20:HF
185B Liquid 1200 Methanol
161B Liquid 1200 Buffered HF
229-230 Liquid 1200 Buffered HF
4A-6A EP 1050
187 EP 1050
188 EP 1050
190 Liquid 1050
8A EP 1050
150 Liquid 1050
155 Liquid 1175
None
Buffered HF
Buffered HF
Buffered HF
None
None
Buffered HF
4.0_-c_
3. l_-c_
3. iO-c_
3. IO-c_
3 IO-c_
3. if_-c_
22Q-cm <
19_-cm <
4.90-c_
5.4_-cn_
4 50-c_
3 5f_-cn_
4 0_-c ,_.,
2 8_-cn_
2 4_-c_
3 0-4.0(
3 IO-cn_
2 9_-cn_
40_-cn_
400-cn_
400-cn_
3 0_-c_
3 IO-cn_
5.0_-cn_
i. 9_-c_
I. 50-c_
I. Of_-c_
3.0(3-c_
2.4_-cn_
i. 60-c_
I. 0_-cm
165
SiH 4 Vapor 172
Plated
175
SiO2 182
Liquid 1050
Liquid 1050
Liquid 830
Liquid 1270
Buffered HF
Buffered HF
Buffered HF
Buffered HF
5.4(_-C[_
i. Of)-cm
4.3f_-cm
5.4_-,cm
10A
Vapor Plated 189
Si3N4 192
Note #i
Note #2
Note #3
Note #4
Note #5
Note #6
EP 830
Liquid 940
Liquid 940
None
Buffered HF
Buffered HF
Alloyed at 550°C, 5 minutes.
Alloyed at 475°C, 5 minutes.
Not alloyed 6
Alloyed 475 C, 5 min., 1% dry N 2, 99% dry 02 .
Ni treatment of impurities in Si after oxidation.
99. pure .
2. O0-cm
5. O_-cm
5. O0-cm
NTAL DATA"
HURUS DOPED
.ty
pn&
Lon
Miscellaneous
Information .
Charge Density (xl0 -II) cm "2
Immobile Alkal i RT Ions Trapped
ii>
ii>
11\
11>
.II>
ii>
oo>
11>
il>
.Ii>
li>
.iO
n>
n>
n>
enKill>
n>
n>
n>
ii>
Ii>
Ii>
ii>
n>
(See Note #i)
(See Note #3)
(See Note #I)
(See Note #3)
(See Note #4)
(See Note #5)
(See Note #9)
(See Note #5)
2.3-2.4 0.7 T 0.I
2.4-2.9 2.0 0.8
3.!-3.2 0.5 0.2
2.7-3.1 0.2 L
2.7-2.8 1.0 L
3.7-3.9 L L
0.4 0,3 L
3.6-3.9 0.6 0.i
2.0-2.2 0.8 04
1.4-1.6 1.0 T 0.2
1.3-1.5 0,2 T 0.4
2.1-2.2 L L
1.9-2.2 0.i L
2,4-2.6 0.i 0.I
2.0-2.1 1.2 0.3
2.2-2.5 0.i L
2.1-2.2 3.0 1.2
2.4-2.8 0.1 T 0.I
2.1-2.3 0.5 1.3
1.8-2.3 0.7 0.6
1.9-2.2 0.8 0.3
1.9-2.5 3.7 2.1
2.0-2.3 0.7 0.7
0.5-1.2 1.2 0.4
II>
oo>
n>
li>
ii>
n>
n>
(See Note #6) 0.9-1.4
(See Note #6) (-)0.3-(0.i
(See Note #6) 1.2-1.4
(See Note #7) 2.7-3.2
(See Note #1&8) 1.0-1.5
(See Note #8) 1.5-1.7
(See Note #8) 1.2
T T 0.i
0;4 L
0.I T 0.2
"f T 0.4
0.4 7.0
0.3 T 0.2
0.8 T 0.2
ii>
n>
u>
DO>
1.9-2.4 3.0 T 1.9
3.1-3.5 1.6 T 0.3
3.9-I0 1.5 0.9
10-13 8.0 T 2.0
1i>
tl>
ti>
(See Note #I0)
(See Note #Ii)
14-15 T T 0.6
24-27 T T 6.0
24-26 I T 5.0
Note #7 99. 997° pure CO 2, P doped SiCI 4 used in making oxide.
Note #8 99.9957° pure C02.
Note #9 75 rain. DI H20 substituted for 5 rain. DI H20 rinse
in Si surface preparation procedure
Note #i0 Heated at 330°C for 2 hrs. after normal cooling process.
Note #II Slow cooling: (I) 800°C for I0 minutes (2) 700°C for i0 minutes
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I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
Thermally
Fe_-_
Si02
Sample
Number
231
232
233
234
235
236
Silicon
Sur face
Preparat ion
Liquid
Liquid
Liquid
Liquid
Liquid
Liquid
Insulator
Formation
Temperature
1200°C
1200
1200
1200
1200
TABL
SUMMARY OF THE
ON p-TYPE MATER
Pre-
Metalization
Pre parat ion
Buffered HF
Buffered HF
Buffered HF
Buffered HF
Buffered HF
Buffered HF
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_ERIMENTAL DATA
_L r BORON DOPED
Resistivity
of Silicon &
Orientation
140-cm<100>
12_-cm<100>
!.wn.-c<uo>
14(D-cm<l10>
i/-_-cm<l 11>
16_-cm<111>
Miscellaneous
Information
Charge Density (xl0 -II) cm -2
Immobile Alkali RT Ions Trapped
2.9-3.0 T T
2.7 L 0.3
3.6-3.7 T T
3.6-3.8 0.4 0.i
2.1-2.2 0.I 0.2
2.0-2.3 0.2 0.2
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TABLE B-3
THRESHOLD VOLTAGES AND MOBILE CHARGE DENSITIES
Unit
Number
OF p-CHANNEL MOS TRANSISTORS
Threshold Alkali Ion RT Ion
Voltage Density Density
@ 20 _A (x i0 -ll cm -2) (x i0 -ll cm -2)
Trapped Charge
De ns ity
(x l0 -II cm -2)
I 1 0.3 V 0.25 0.05 --
3 1.0 0.12 0.03 --
9 0.6 0.25 0.05 --
13 1.7 0.21 T 0.05
210 4 20 1.6 0.15 T 0 _"IU_
I
21 1.8 0.15 T 0.06
23 1.4 0.46 T 0.08
25 i. 2 0.24 T 0.14
Average 1.2 0.23 T 0.04
I
I Group
I
I
i i
R I
Group 2134
I
IGroup 217
I
NOTES :
1 1.8 V 1.10 0.11
i 3 2.1 0.55 0.06
2 1.4 2.4 0.3
4 2.3 0.96 0.15
5 1.8 0.80 0.08
6 1.3 0.55 0.05
7 1.6 1.34 0.03
9 2.6 1.29 L
i0 2.4 0.46 L
ii 1.8 1.52 0.03
12 1.9 106 L
13 2.4 1.34 0.03
22 2.4 0.70 T
k Average 2.0 1.08 0.07
? 1 5.9 V T T
3 5.6 T T
7 6.0 0.38 L
8 5.7 T T
9 5.5 T T
l0 5.7 0.03 T
12 5.7 0.70 L
16 5.8 0.61 T
17 6.2 0.91 L
19 5.9 0.46 T
22 6.4 0.91 T
kAverage 5.9 0.57 L
IGrouD. 2 i0
Thermally grown oxide on Sb doped, 6.7 Q-cm, (100> silicon.
_m
0.03
mw
0.23
0.55
0.15
0.56
0.15
0.08
_m
0.ii
0.05
0 •17
Grou D 213
Thermally grown oxide on Sb doped, 6.3 Q-cm, (i00) silicon.
Group 217
Thermally grown oxide on P doped, 1.5 Q-cm, (iii) silicon. B-6
TABLE B-4
INFLUENCE OF PROCESSING STEPS INVOLVED IN FABRICATING TRANSISTORS
Oxidation in dry 0 2
Oxidation in dry 02 plus
diffusion (boron)
Oxidation in dry 02 plus
photolith steps
Dry-wet-dry oxidation
Dry-wet-dry oxidation
plus diffusion (boron)
Dry-wet-dry oxidation
plus photolith steps
Charqe Density (x i0-I!)
I_obile Alkali RTIons
-2 _-21.8-2.3 _ -2 1.1 cm 0.4
1.5-2.0 2.0 0.7
1.4-1.9 2.1 0.3
1.8-2.0 0.2 0.1
1.7-2.0 1.3 0.i
1.3-1.5 2.0 0.4
1.4-1.9 3.4 0.8
1.8-2.3 1.6 <0.1
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APPENDIX C
DEVICE STRUCTURAL DATA
The capacitors described in this report were made with
evaporated aluminum which was photolithographically delineated
into circular electrodes of either 20- or 36-mii diameter.
The transistors were formed in a microcircuit pattern as
shown in Figure C-l. Figure C-2 shows the transistor structure
on which our measurements were taken. Other structural data for
these transistors is given in Table C-I.
C-1
2-3 
C 
L 
! 
I 
f 
xi792 = w 
j 
! .. 
XTCET = w 
/
r /
,/
Z/
i
rj
i-
[-4
H,a;_
r.=.l i...i
4J
H
03 i_
Cl
¢Nr_
H
0
r.fl
Z_
Z
0
H
H
0
I/1 r/}
0
o
• " Z " "
°o_ "o_ °o_ "_o "o_ "_
O O O O O in
in in in in 0o
,-i ,-i ,-.i _ _-I ,-..t
I I I I I I
o o o o o o
o o o o o O
,-.I ,-I _1 ,-I ,-.I ,--I
oo o
¢n _ _ _ m rn
0 0
_ _ _ 0 0
, , , , , ,
A A A _. A A
O O ,-4 ,-4 O ,--I
O O ,--I ,-4 O
V V V V V V
¢N 04 IN IN _ IN
C-3
l/]
Q)
4J
m
4J
14
¢1
El
4J
r_
"O
O
q-I
44
-,-I
,-I
14
¢]
,--I
4a
4J
El
,-I
E)
4J
,-I
-,-I
_1-1u,.I
0
t_
m 0
U _
_ m
H _
APPENDIX D
RELEVANT INFORMATION FROM THE
FIELD OF GLASS TECHNOLOGY
Introductio-
To bring to the program the benefits of the fundamental and
empirical knowledge available in the field of glass technology,
Professor A. E. Owen of the Department of Glass Technology,
University of Sheffield, Sheffield, England, was retained as a
consultant. Professor Owen's extensive knowledge in the field
of the electrical properties of glass and vitreous silica is
evident in two of his papers: "Electrical Conduction and Dielec-
tric Relaxation in Glass, " Progress in Ceramic Science, 3,
77-196 (1963)_ and "The Electrical Properties of Vitreous Silica, "
co-authored with R. W. Douglas, J. Soc. Glass Technology,
159T-178T (1959).
Professor Owen was informed of the objectives of this program
before he attended the Silicon Interface Specialists Conference in
Las Vegas, Nevada, November 15-16, 1965. Philco personnel were
active in organizing and participating in this conference, which
was sponsored by the Electron Devices Group of IEEE. It brought
together approximately 85 specialists active in the field of MOS
D-I
physics and technology. The objective was to bring about a free
interchange of ideas to increase the knowledge and understanding
of silicon interface phenomena. An effort was made to include
representatives of all known research laboratories and manufac-
turers active An the field uf _0S deviCeS in ___._T1nited States.
At this conference, Professor 0wen became conversant with
the state-of-the-art in M0S technology and the chief problem
areas. After the conference, he visited the Advanced Development
Laboratory of Philco's Lansdale Division for consultation. On
Decerdger 17, 1965, having had time to consider the problems, he
prepared the following report.
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Professor Owents Report
What contribution can glass science and technology make to
the problems of instability in MOS devices which are caused by
the motion of charges in the Si02 layer? The first reaction of
a glass specialist to this question must be to ask, "Are Si02
films grown thermally on silicon at relatively low temperatures
really 'glasslike'?"
Glasses are essentially supercooled liquids with a continuous
(continuous in the normal silicate glasses_ glasses with discon-
tinuous networks are known) frozen-in network having a non-equi-
librium liquid-like configuration. The exact configuration
depends very much on the rate of cooling from the liquid_ as a
consequence the two features characteristic of the glassy state
are (i) :
i) The existence of a transformation range_ i.e., a
temperature interval in which the frozen-in glassy
configuration can_ within experimental times_ relax
to take up the equilibrium configuration and hence
give rise to time-dependent properties in this
temperature range.
2) The physical (and chemical) properties are
sensitive to thermal history. The position
of the transformation range itself depends upon
D-3
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the cooling rate, becoming lower in temperature
the slower the rate. This sensitivity to thermal
history is, however, no more than a consequence
of the existence of the transformation range
phenomenon (i)
There are cases where the films grown on silicon are, at
least in part, glassy -- e.g., after treatment in P205 vapor at
high temperature during which a liquid layer is probably formed.
In general, however, to correctly describe SiO 2 films grown on
silicon as glasses -- and hence to draw on what is known about
the glassy state -- it would strictly be necessary to demonstrate
the existence of a transformation range in the SiO 2 films. To
carry out an experiment to elucidate this point would probably be
very difficult. It is true that M0S device characteristics are
sensitive to heat treatment processes, but to what extent this is
due to "relaxational changes in the bulk" of the oxide film rather
than effects at the interfaces or even in the silicon itself, is
not clear, and to separate the various sources of change in such
a complex system would also be a difficult task.
In raising this question one is not being merely pedantic,
for the effects of transformation range phenomena on the physical
properties of glasses at room temperature are not trivial. Take,
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as an example, the electrical resistivity -- probably the most
relevant property in the present context. The room temperature
resistivity of a typical soda-lime-silicate glass can vary by
an order of magnitude between a rapidly chilled and a well-
annealed specimen; compositionally, this change in resistivity
is equivalent to a very considerable difference in the sodium
concentration. Obviously such effects cannot be overlooked in
interpreting the physical properties of glasses.
What, therefore, is the nature of SiO 2 films grown on
silicon? No doubt they are amorphous, but could they be very
finely divided polycrystalline layers? If this were the case,
grain boundaries would of course be very important in diffusion
mechanisms, and comparisons with glass or bulk crystalline forms
of silica would be quite invalid. The good strength, hardness
and scratch resistance of the films perhaps argues against this
but is not conclusive. The most direct test would be low-angle
X-ray diffraction, for a glass should not show low-angle scatter
(cf. with silica gel). Alternatively, one should ask whether
there is any anisotropy in the SiO 2 films. Is there, for instance,
a preferred orientation perpendicular to the silicon surface;
e.g., a configuration corresponding to the c-axis of quartz?
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To reiterate: The essence of glass formation is a continu-
ous change in energy, entropy and volume on going from the liquid
to the glassy state, but with discontinuities in derivative
properties (i). It is difficult to conceive that there can be a
similar continuity between the phases involved in the formation
of thermally grown SiO 2 films on silicon, and in this sense these
films cannot be "glassy". To what extent this difference in
"thermodynamics" affects the properties is problematical, and
subsequently the assumption is made that meaningful comparisons
between glasses and the SiO 2 films in MOS devices ca___nnbe made.
One is encouraged in this assumption by the fact that the SiO 2
films have dielectric properties, an index of refraction and a
density comparable to those of fused silica; there are twenty-two
phases of silica, and at least some of these are likely to have
properties not very different from fused silica.
Before proceeding, one more note of caution should be sounded.
The great majority of electrical measurements on glasses have been
made in the low-field condition, i.e., less than 10 3 V/cm, where
Ohm's law applies. This contrasts with the much higher field
strengths normally involved in MOS device studies. Generally,
however, glass continues to be an electrolytic (cationic) conductor
D-6
at high field strengths and the same type of ionic model may
(2)
be applied to the high field conductivity . This is probably
true even at breakdown which normally occurs by Joule heating
and thermal catastrophe, rather than by electron avalanche.
The critical property of the SiO 2 in MOS structures is its
ability to store and transfer charge, and it has been proposed
by several authors that the charged species responsible for the
electrical properties of the oxide is an oxygen vacancy (V++) (3)
If, however, there is any similarity to the conduction mechanism
in bulk glass, this would seem unlikely.
oxygen vacancies do not exist in glass;
This is not to say that
a model based on oxygen
deficiency has been proposed for certain paramagnetic centres in
glass observed by e!ectron-spin-reso.ance experiments after
(4)
neutron irradiation . It is a fact, however, that oxygen io___n
diffusion in glasses is very small indeed, and many orders of
magnitude less than for common cations such as the alkali ions.
Because of this large difference it is not easy to compare oxygen
and sodium ion diffusion coefficients at the same temperature, but
where this is possible (e.g. at 450°C) experimental results indi-
cate that the diffusion coefficient for oxygen is at least a
factor of 107 lower than that for sodium ions (5) at Eoom
D-7
temperature the difference is likely to be even greater. The
diffusion coefficients and (electrical) mobility are directly
(2)
related to each other through the Nernst-Einstein equation
so that if oxygen ion vacancies are to make an equal contribu-
tion to the conductivity, and hence charge transfer, they would
have to be in a concentration at least 10 7 times greater than
the sodium ions. Sodium is one of the most troublesome of
impurities and it certainly seems likely that in fused silica
the conductivity can be attributed to contamination by sodium
(6)
or other alkali ions . This is apparently so even in the
purest grade of fused silica -- the synthetic varieties produced
from semiconductor quality silicon via a volatile halide -- which
contains only a few parts of alkali per hundred million, i.e.
approximately 1014 per cc. In the normal commercial grade of
fused silica - produced from natural quartz - the alkali impurity
level is measured in parts per million.
The opportunities for contamination of the oxide in MOS
structures are such (e.g. during oxidation by transport from the
reaction tube or from the gases themselves, during etching or
photoresist treatments, etc.) that it would be surprising if
sufficient sodium or other alkali were not present in sufficient
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quantities to have a dominating effect on the electrical
properties of the oxide film. At the IEEE Silicon Interface
Specialists Conference in Las Vegas, November 15-16, 1965,
levels of l_SNa atoms/cc seemed to be regarded as the best
ity ---= ........ _ _ol,d_tions, ..........
films probably have more. By comparison with the situation in
fused silica this would, in the writer's opinion, be enough for
the sodium impurity to effectively control the conduction
mechanism in the oxide. If, in these circumstances, oxygen ion
vacancies were sufficiently mobile to carry an appreciable part
of the current this would in itself suggest a significant
difference between the oxide film in MOS structures and fused
silica and glasses. It should be pointed out, however, that if
there was a relatively large concentration of oxygen ion vacan-
cies capable of limited movement, these could contribute to
charge motion by dielectric polarization. The sodium ions will
also contribute to polarization, of course, by dielectric
relaxation (2) . In addition, it must be remembered that in "wet"
grown oxides there will probably be relatively large amounts of
protons which might be expected to be even more mobile than
alkali ions. This situation is slightly more complicated,
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however, because the protons are associated with hydroxyl
groups and the work of Hetherington, et al have shown that in
glasses there are mobile and immobile forms of the hydroxyl
(7-9)
group
conclude that the predominant mechanism of charge transfer in
the oxide of the MOS structure is by sodium and/or hydrogen ion
migration. Moreoever, it is unlikely, because of the various
treatments used, that the sodium contamination could be reduced
to a level where it is insignificant in this respect. Elec-
trolysis would perhaps remove all or part of the sodium ions or
protons, but for the electrolysis to proceed to any extent the
ions removed would have to be replaced by some other species of
comparable mobility. The electrochemistry could be quite complex,
but in the simplest terms, if the silicon was made positive and
the metal negative, sodium would only be removed if:
i) Positive "holes" (presumably oxygen ion vacancies)
entered at the silicon-oxide interface, and
2) The sodium ions could be discharged at the metal.
If the positive "holes" were not reasonably mobile, charge
separation would occur, setting up an opposing space-charge,
and the electrolysis current might drop to negligible proportions.
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A similar effect would occur if the metal electrode did not
discharge the sodium ions.
Supposing, however, electrolysis could be achieved in the
manner postulated, the sodium ions would have been replaced by
an equivalent amount of positive oxygen ion vacancies. It
might be possible to remove these by a subsequent oxidation or
high temperature treatment, but even this presents difficulties
(see later paragraph). Failing in the effort to eliminate or
remove the alkali impurity, the only other alternative is to
reduce its mobility by some means. This would seem to be the
function of treatments in P205 Vapor which are reported to improve
(i0)
the stability of MOS structures . Phosphorus can replace the
si!icon in SiO 2 isomorphously and when introduced in the form of
P205 may cause the formation of non-bridging oxygen ions and
P+-- O- dipDies:
I
-- Si -- 0 -- Si -- 0 -- Si -- 0 -- Si --
i I l0 0 _ 0
I I I I
-- si --- 0 -- p+-- _--P + -- 0 -- si --
I I I I
0 0 0 0
I i I i
-- $i -- 0 -- Si -- 0 -- Si -- 0 -- Si --
I I
Z>-I1
The effect of P205 in SiO 2 may be twofold:
i) The dipoles may act as "traps" for the alkali ions,
hence reducing their mobility (_.B., the ion-dipole
interaction is relatively strong).
2) By forming non-bridging oxygens the P205 may break
down the continuous glassy network. This effect might
increase the mobility of modifying ions.
Insofar as theory has progressed, it appears that the
barrier to ionic motion in glasses is predominantly electrostatic
rather than spatial or configurational (see Ref. 2 pp 121-122
and pp 180-184); the first effect would probably be the most
important, therefore, leading to an over-all decrease in mobility
of the alkali ions. in circumstances where the alkali is in trace
amounts with relatively large concentrations of P205, this conclu-
sion seems even more likely.
Alternatively, an even simpler explanation could be postulated
in purely "chemical" terms; namely, the phosphate glass may be
expected to have a greater affinity for the alkali (because P205
is a more electronegative oxide than Si02), so that an outer layer
of phosphate glass would act as a "getter" for alkalis. This
chemical approach may be given added weight by the observation
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that treatment with B203, unlike treatment with P205 , tends to
degrade the stability of MOS structures. On the "physical"
arguments used above this is surprising, for B203 is known (a)
to decrease the conductivity of sodium silicate glasses (2)
an_dd (b) to make the glass more compact (provided not too much
B203 is added), i.e., to increase the density. On the other
hand this would be consistent with the chemical argument for
B203 is less electronegative than SiO 2 and alkalis would there-
fore tend to favor the latter. This is not a very conclusive
observation, however, because it is extremely difficult to
obtain B203 completely free of water, and it is possible that in
the B203 treatment appreciable amounts of water (protons) will
enter _ _4_ layer
Phosphorus and boron are network-forming oxides. The other
method of reducing the mobility of alkali ions in silica would be
to introduce larger and relatively immobile network modifying
oxides. For example, barium oxide is known to increase the
resistivity of a sodium silicate glass by three orders of magni-
tude when the BaO is substituted for SiO 2 in an equivalent amount
to that of the Na20 (2). If the barium was present in excess, a
larger effect might be expected. The oxides of calcium, strontium
and lead also increase the resistivity appreciably, but to a
smaller extent than barium.
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The resistivity of glasses is also increased considerably
(2)
by the "mixed alkali effect" . Glasses containing either Na20
or Li20, say, in equivalent amounts, have roughly the same
resistivity, but if Na20 is substituted for some of the Li20 in
the glass the resistivity does not change linearly but goes through
a very pronounced maximum when the Na20 and Li20 are present in
roughly equimolecular amounts. The resistivity of the mixed
alkali glass may be four decades higher than either of the single
alkali glasses. The effect is found for any pair of alkalis and
may be more pronounced the greater the size difference between the
two alkali metals. At the present time there is no satisfactory
explanation for this phenomenon but the most plausible one is
based upon the idea that during glass formation eachalkali ion
tends to influence its own environment and to create '_noles" which
(2)
are energetically favorable to itself . During subsequent
migration, therefore, the larger ion sooner or later finds itself
confronted by a "hole" vacated by a smaller ion, its motion is
blocked, and hence all ionic migration stops. In its simplest
terms this explanation does, in fact, lead to a zero conductivity
(see Ref. 2 pp 136-139).
It is conceivable that one might make use of either the
"heavy ion" or'the "mixed alkali" effects to reduce the alkali
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ion mobility in the MOS structure. But the nature of glass and
the glass-forming process should again be borne in mind and con-
trasted with the processes involved in forming MOS devices.
Glasses are formed from a melt and network-modifying ions
(alkalis or alkaline earths) in the melt have the opportunity,
during the cooling process, of influencing their own environment
to a considerable extent, i.e., to "dig" holes which are ener-
getically favorable. There is no reason to suppose that an ion
introduced into a solid qlass by diffusion, say, after cooling,
would have exactly similar properties.to the sam9 type of ion
melted into the glass. Since most of the alkali impurity in the
MOS structure is probably introduced after the oxide formation,
this is an important distinction. If, for instance, it was
suspected that the impurity was mainly sodium and that this was
introduced by contamination and diffusion from etching solutions,
it would no___ttbe advisable to attempt at the same time to diffuse
in a roughly equivalent amount of potassium, hoping to make use
of the mixed alkali effect in reducing the sodium ion mobility.
The net result would almost certainly be equivalent to having
twice as much sodium present_ Similarly, it would not even be
advisable to deliberately introduce a larger alkali atom during
groWth, hoping thatthis would counteract the effect of sodium
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introduced at a later stage by diffusion. The larger alkali
ion, present on its own, would have a mobility not very different
from sodium, and the sodium diffused in subsequently by contam-
ination would not -- accepting the explanation mentioned above --
have the opportunity of inducing the mixed alkali effect. It
would seem more profitable to try the inclusion of a large
multivalent network-modifying ion which is known to have a low
diffusion coefficient (e.g., BaO or PbO) but, again, this should
be incorporated during the growth of the oxide.
All of the foregoing discussion has been concerned with
reducing the mobility of the relatively mobile ions responsible
for charge transfer. It is more difficult to make suggestions
exist independent of time or of treatment. It is accepted that _
the oxide layer grows by oxygen diffusion and the general con-
census of opinion is, apparently, that this growth occurs by an
ionic mechanism involving oxygen vacancies rather than by molecular
or atomic diffusion of oxygen (although there seems to be some
doubt about this in "wet" grown oxides). If this is the case,
then there must always be a finite concentration gradient of
positively-charged oxygen ion vacancies. In a fre____eeSiO2 film.
J
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these could probably be virtually completely removed by an
annealing treatment in an oxidizing atmosphere. But with an
oxygen sink always present in the MOS structure (i.e., the
silicon) an oxidizing treatment would presumably result simply
in an increase in the thickness of the oxide, with perhaps a
dilution of the non-stoichiometry, at best. By immobilizing
the alkali ions, a considerable reduction in the dielectric
polarization is likely to result. In glasses containing more
than a few percent of alkali, for instance, the alkali ions not
only cause the conductivity but also dominate the dielectric
relaxation up to frequencies of at least 1 MHz and probably
beyond (2) . In fused silica, however, water present in small
(6)
amounts may control the dielectric properties
An alternative may be to lay down films, instead of Si0 2 ,
of a glass known to have good dielectric properties. Materials
which come to mind are the boroaluminates, particularly those
of calcium, strontium, barium, lead and bismuth, most of which
have been studied in some detail. Attempts have been made to
deposit rather complex glasses, e.g., lead or zinc
aluminoborosilicates, and encouraging results have been
obtained (ii). Generally, however, these glass films have been
D-17
deposited by inconvenient sedimentation techniques. A more
convenient method, suited to continuous processing, might be
to first evaporate a comparatively thick aluminum film onto
the silicon and then to oxidize this in B203 vapor; the other
metal (e.g., lead or zinc) could be introduced either by
depositing it with the aluminum or by carrying it in the vapor
phase with the B203 . The oxidation should be continued until
all of the aluminum, and probably some of the underlying silicon,
has been oxidized.
Most of the boroaluminate glasses are known to have good
electrical properties. The resistivity can be appreciably
greater than that of the best quality of fused silica. The
up to 200 or 300°C and is only slightly dependent on frequency
in this same temperature range. The dielectric constant is
practically constant, indicating little dielectric polarization,
2
for frequencies between i0 and 105 Hz in this temperature range.
At room temperature the dielectric loss does not begin to in-
crease sharply until frequencies higher than l0 MHz are reached.
Variations on this method can be imagined for specific
circumstances. The boroaluminates may, for instance, be sensitive
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to atmosphere moisture. This depends on composition, but
their inertness can be greatly improved, without detracting
from the good electrical properties, by incorporating some
silica, in the film formation technique this could be achieved
by ..... t_ m I 11m_ "11ml
or by oxidizing also some of the underlying silicon and raising
the temperature to the point where the boraluminate glass is
molten, thus eventually forming a boroaluminosillcate.
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